EEWORLDEEWORLDEEWORLD

Part Number

Search

550AF520M000DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550AF520M000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550AF520M000DGR - - View Buy Now

550AF520M000DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AF520M000DGR Parametric

Parameter NameAttribute value
typeVCXO
frequency520MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)±100ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Multicast program problem under vxworks
[code] #include "sockLib.h" #include "iostream.h" #include "vxWorks.h" #include "inetLib.h" #include "taskLib.h"#define MCastAddr "234.5.6.7" #define MaxLine 1024void main() {struct sockaddr_in local;...
alfwoo Real-time operating system RTOS
About Test Engineer
Next week, I will have a written test for a test engineer, which is related to embedded systems, but I have never been exposed to it and don’t understand it, haha, so I would like to ask you guys what...
zhtwn Embedded System
How to determine DCM and CCM of flyback drive
How to determine DCM and CCM of flyback drive The power supplies being debugged are all flyback power supplies. During the debugging process, how to determine the DCM and CCM of the flyback drive? Can...
czf0408 LED Zone
I need help with the network commands between EAGLE schematic pages!
[i=s] This post was last edited by flea68 on 2016-8-8 22:49 [/i] What command can be used to find the pins (nets) with the same network name between EAGLE schematic pages? Please help me...
flea68 PCB Design
08. Anlu SparkRoad Domestic FPGA Evaluation [Learning] VGA Display
[i=s]This post was last edited by 1nnocent on 2022-7-30 09:19[/i]This routine is mainly divided into three modules, which are used to realize the VGA drive display function. The top module instantiate...
1nnocent Domestic Chip Exchange
Question: How to set the resolution of OV7670 camera?
The manual has registers such as HSTART, HSTOP, VSTART, VSTOP, etc.Some netizens said: VGA mode is the end minus the startQVGA mode is end/2 minus start/20X12 address sets QVGA or VGA mode!!!There is ...
xwluo2011 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1840  1028  1315  2217  5  38  21  27  45  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号