531MA509M000BGR datasheet, PDF

Datasheet> All Categories > oscillator> 531MA509M000BGR

531MA509M000BGR: DescriptionLVPECL Output Clock Oscillator, 509MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA509M000BGR Overview

LVPECL Output Clock Oscillator, 509MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA509M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	509 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Suspended anti-interference power supply circuit block diagram

Voice controlled delay light switch circuit.gif

Memorable logic probe circuit

Stabilized multiple rectifier circuit with adjustable output voltage

Single junction transistor sawtooth wave generator

Basic block diagram of delta conversion UPS

CNC parallel constant current and constant voltage power supply: The system is based on TI's high-performance DC/DC converter TPS5450, which is composed of two DC/DC circuit modules, which respectively constitute the constant voltage source and constant current sou...; 向上爬的蜗牛 DIY/Open Source Hardware

LLAKG: Arduino automatic watering system (Episode 3: C language program upgrade and function optimization): Episode 3: C language program upgrade and function improvementMy name is Zhang Bailuan, I am 9 years old, I like electronic scienceIn the third video, we will introduce the content about "soil moistur...; treesbook MCU

The driver source code is written by a novice, please check whether it is correct!: A novice wrote a serial port driver for wince. Please check if the driver framework is written like this, if the code in XXX_Init() is correct, and if createfile() is used here. Errors in program logi...; zcwell Embedded System

[NXP Rapid IoT Review] - NXP Rapid IOT Studio Experience: [i=s]This post was last edited by robinqjx on 2019-2-13 10:55[/i] [size=3] [b][color=#5E7384]This content is originally created by EEWORLD forum user robinqjx. If you need to reprint or use it for com...; robinqjx RF/Wirelessly

Why is the MTK solution so popular now? I don't think there is anything special about MTK! It is just a multiple GSM implementation. Welcome to discuss the pros and cons.: Why is the MTK solution so popular now? I don't think there is anything special about MTK! It is just a multiple GSM implementation. Welcome to discuss the pros and cons....; adjue Embedded System

Can anyone help me look at this fsmclcd setting? It's so annoying that the driver can't be started.: MCU is: stm32f103ze LCD: It is 8080 bus type. The timing is as followsLCD manual:WLA3616_0904.pdf (461.24 KB)Connection diagram is as follows:Program initialization is as follows:void LCD_CtrlLinesCon...; zhgb1981 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components