534DA000771DGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 534DA000771DGR

534DA000771DGR: DescriptionQUAD FREQUENCY XO, OE PIN 2; CategoryPassive components; File Size445KB，12 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

534DA000771DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	534DA000771DGR	-	-	View	Buy Now

534DA000771DGR Overview

QUAD FREQUENCY XO, OE PIN 2

534DA000771DGR Parametric

Parameter Name	Attribute value
type	XO (Standard)
Frequency - Output 1	1330MHz
Frequency - Output 2	1.34GHz
Frequency - Output 3	1.35GHz
Frequency - Output 4	1.358GHz
Function	enable/disable
output	CML
Voltage - Power	3.3V
frequency stability	±50ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	108mA
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
high	0.071"（1.80mm）
Package/casing	8-SMD, no leads
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si534

EVISION

UAD

R E Q U E N C Y

RYSTAL

S C I L L A T O R

(XO)

(10 M H

Z TO

1 . 4 G H

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



Four selectable output frequencies



3rd generation DSPLL with superior



jitter performance



3x better frequency stability than

SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

FS[1]

GND

FS[0]

Description

The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si534

is available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is

required for each output frequency, the Si534 uses one fixed crystal to

provide a wide range of output frequencies. This IC-based approach allows

the crystal resonator to provide exceptional frequency stability and reliability.

In addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low jitter clocks in noisy environments

typically found in communication systems. The Si534 IC-based XO is factory

configurable for a wide variety of user specifications including frequency,

supply voltage, output format, and temperature stability. Specific

configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

CLK–

CLK+

(LVDS/LVPECL/CML)

FS[1]

GND

FS[0]

Functional Block Diagram

CLK– CLK+

CLK

FS[1]

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

FS[0]

(CMOS)

GND

Rev. 1.4 6/18

Si534

Recommended Resources

869~894MHz narrowband amplification circuit diagram composed of RF2320/2360

Multifunctional electronic intercom doorbell

Sony KV-25G color TV protection circuit

Audio signal generator circuit with low output resistance

Automatic intermittent lubrication control circuit

Commonly used interface circuits and their programming: Connection and programming of LED digital displayIn the single-chip microcomputer system, LED digital display is usually used to display various numbers or symbols. It is widely used because of its cl...; rain MCU

Intel's mobile strategy will enter a new stage: mobile phones and tablets will be equally important: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:51[/i]In recent years, when people talk about Intel's impression, they always can't get rid of the image of "lagging behind in the mobi...; nepcon电子展 Mobile and portable

World Cup boosts set-top box sales in 2010: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:57[/i] The World Cup is expected to drive a 10% increase in global TV set-top box (STB) shipments, with fans favoring high-definition (...; 探路者 Mobile and portable

Design of VGA Display Interface Based on FPGA: The article describes the principles of FPGA and CPLD as well as the VGA display principle and program design and implementation....; eeleader FPGA/CPLD

The main factors that determine the price of oscilloscope probes: The main determinants of the price of an oscilloscope are bandwidth and functionality. The probe is the part of the oscilloscope that contacts the circuit, and a good probe can provide the fidelity re...; 安_然 Analog electronics

Is the timer of Samsung 2440 accurate under WinCE5?: The driver uses a timer to control the sampling rate, collecting samples every 625ms. Can the 2440 timer achieve this accuracy?...; hangziming Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components