EEWORLDEEWORLDEEWORLD

Part Number

Search

550AJ000389DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550AJ000389DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550AJ000389DGR - - View Buy Now

550AJ000389DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AJ000389DGR Parametric

Parameter NameAttribute value
typeVCXO
frequency993.409691MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)±130ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Matter Development Guide (Part 2): Building a Matter Application
Tailing Microelectronics has actively participated in the functional development of Matter devices in the Matter protocol, the testing and certification of Matter devices, and the Chinese interpretati...
okhxyyo RF/Wirelessly
[C2000 usage experience] DATA_SECTION defines registers (memory) to specified locations
The DATA_SECTION macro can be used to locate the register file at a specific location. [/size][/font][/i][/b][/align][align=left][b][i][font=Arial][size=11.0pt] [/size][/font][/i][/b][/align][align=le...
dontium Microcontroller MCU
Why can't xbee read the ID after writing it? A novice needs help! !
Why can't I read the ID after writing it with X-CTUxbee today? A newbie needs help! !...
lyzhouqing RF/Wirelessly
Just applied for 3 types of TI chips
The two TI chips I applied for before were inexplicably cancelled, so I applied again, a total of 11 chips, 5 CC2530, 5 CC2540 and 1 CC3200. Thanks to TI, EE, and CNTV. . . . [align=center][/align] [a...
zhaojun_xf Wireless Connectivity
Programming the electric bicycle drive system controlled by a single-chip microcomputer using C language
#includepic.h // Electric vehicle dual closed loop program, using dual closed loop method to control the motor to get the best zh speed performance, and can // Limit the maximum current of the motor. ...
rain MCU
Learning FPGA Embedded System Design-6.pdf
Learning FPGA Embedded System Design-6.pdf...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1547  1395  2340  2033  1181  32  29  48  41  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号