550AM004642DGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 550AM004642DGR

550AM004642DGR: DescriptionVCXO; DIFF/SE; SINGLE FREQ; 10-1; CategoryPassive components; File Size458KB，15 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550AM004642DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	550AM004642DGR	-	-	View	Buy Now

550AM004642DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AM004642DGR Parametric

Parameter Name	Attribute value
type	VCXO
frequency	1024.2396MHz
Function	enable/disable
output	LVPECL
Voltage - Power	3.3V
frequency stability	±20ppm
Absolute pulling range (APR)	±12ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	130mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1 . 4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.2 6/18

Si550

Recommended Resources

Variable channel tuning filter and equivalent circuita

Multi-range voltmeter circuit with field effect transistor output

Y7131 gear grinder electrical schematic circuit

Combustible gas alarm 3

Nickel-cadmium battery charger for automobiles

Food spoilage meter circuit

Unforgettable 2017, year-end summary: Another year has passed. In this year, with the help of all my EE friends, I feel that my level has improved a little bit. I would like to thank all my EE friends for their help and guidance. From the...; long521 Talking

Modesim continuous tuning problem: //counter.v module counter(clk,rst,counter_out); input clk; input rst; output [3:0] counter_out; reg [3:0] counter_out; initial begin counter_out=0; end always @(posedge clk or negedge rst) if(!rst)co...; 纳米小芯 FPGA/CPLD

After adding MFC to PB4.2 to generate SDK, there is no MFC folder after installation: Hello everyone! I am a beginner in WINCE and now I have a problem. I added MFC to PB4.2, then rebuilt and rebuilt SDK. However, after I installed SDK, there is no MFC folder under C:\Program Files\Win...; thinking8088 Embedded System

Problems in porting keil programs to CCS: The program content is to read 6050 from the host computer. During the transplantation process, it was found that there was a problem with the TMC123.H header file. There was no error in Keil, but the...; 豪小子丶 Microcontroller MCU

Power ripple debugging of TI power chips: [size=3][color=#000][backcolor=rgb(245, 245, 245)][font=宋体]Author:[/font][/backcolor][/color][color=rgb(51, 51, 51)][font=宋体][url=http://www.61ic.com/ShowAuthor.asp?ChannelID=1&AuthorName=asus119]asus...; qwqwqw2088 Analogue and Mixed Signal

This strange circuit: [i=s] This post was last edited by chenbingjy on 2018-11-16 13:25 [/i] The circuit requires 16V and 8V, and no common ground. I am a hardware novice, and my boss asked an expert to draw the circuit sh...; chenbingjy Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components