EEWORLDEEWORLDEEWORLD

Part Number

Search

590DA156M250DGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

590DA156M250DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
590DA156M250DGR - - View Buy Now

590DA156M250DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

590DA156M250DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency156.25MHz
Functionenable/disable
outputCML
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)110mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
orCAD library builder cannot generate package files and cannot call allegro
[size=14px]After clicking Allegro Export, nothing happens, [/size][size=14px] and [/size][size=14px] Allegro will not be called automatically. [/size][size=14px]After clicking Release to Allegro, the ...
daweijms PCB Design
Embedded Linux Driver Training
1. Course Introduction Embedded Linux drivers have become a hot topic in embedded development, because drivers are responsible for the ability to operate the increasingly complex hardware of embedded ...
yhy_042 Linux and Android
CPU architecture, open source architecture and architecture authorization, let me talk about it
Computer instructions are classified based on the length of the instruction set: RISC (Reduced Instruction Set Computing) and CISC (Complex Instruction Set Computer).Typically, 99.99% of the CPUs in m...
fish001 DSP and ARM Processors
MSP430 series chip manual
I'm studying the msp430 chip recently. Here is the information I collected to share with you....
inkcler MCU
Can signalTap be used in NIOSII projects?
RT, if there is a nios project that cannot run as signaltap, does it mean that it cannot be used in this case? ?...
Freezing_ FPGA/CPLD
[Seeking criticism] Canxue is coming back and wants to do something: throw away the wires and realize wireless communication between MCU and debugger
[size=3]He once led three friends in the forum to complete the competition work [url=https://bbs.eeworld.com.cn/thread-476811-1-1.html]Portable Oscilloscope[/url] Recently, he [b]estimated that he wou...
nmg MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1912  1396  1832  382  1426  39  29  37  8  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号