EEWORLDEEWORLDEEWORLD

Part Number

Search

590FA150M000DGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

590FA150M000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
590FA150M000DGR - - View Buy Now

590FA150M000DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

590FA150M000DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency150MHz
Functionenable/disable
outputLVDS
Voltage - Power2.5V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)100mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
About 74hc573 cascade
Can 74hc573 be cascaded? If so, what is the specific connection method? Please draw a diagram and explain it in detail! Thank you!...
寒霜 51mcu
How to count the films of C51?
I am a beginner, and now I want to press the button in p3_4 to increase the displayed number by one. How can I achieve this? Please help me, experts!...
宫徵羽 Embedded System
Share MSP430F149 and PC serial communication programming example
/******************************************************************************#include "msp430x14x.h" // Standard Equationstypedef unsigned char uchar ;typedef unsigned int uint ;/*******************...
灞波儿奔 Microcontroller MCU
Remote communication between MSP430 and PC and LCD display
Overview In the microcomputer measurement and control system, information exchange is often carried out between the PC system used as the upper computer and the single-chip microcomputer used as the l...
frozenviolet Automotive Electronics
Timing problem of reading FPGA in gpmc synchronous burst mode
The MCU is AM335x. According to a user case in the manual, I set the timing parameters, with a burst len of 4 words. According to the set timing, a burst read cycle is about 150ns, but from the logic ...
Lee DSP and ARM Processors
Debugging Technology for 32-bit ARM Embedded Processors
Most of the development of domestic measurement and control systems is organized by several people in groups according to different projects. Due to the lack of a stable hardware foundation, the focus...
songbo Robotics Development

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2499  118  2080  2674  2784  51  3  42  54  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号