EEWORLDEEWORLDEEWORLD

Part Number

Search

591AA133M333DGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

591AA133M333DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
591AA133M333DGR - - View Buy Now

591AA133M333DGR Overview

SINGLE FREQUENCY XO, OE PIN 1

591AA133M333DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency133.333MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)125mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
How to configure an ordinary IO port as a clock?
How to configure a normal io port as a clock? Assuming it is configured as 32k, I hope someone can give me some advice!...
saint Embedded System
Introduction to rechargeable batteries Main performance indicators of batteries
1. The biggest impact on safety performance is explosion and leakage, which is mainly related to the internal pressure, structure and process design of the battery (such as safety valve failure, lithi...
songbo Power technology
[Repost] 5 ways to reduce the total failure rate of UPS power supply
1. Charge during peak power supply hours For users whose UPS power supply is in a low-voltage power supply or has frequent power outages for a long time, in order to prevent the battery from being dam...
皇华Ameya360 Power technology
[NUCLEO-L4R5ZI transplantation LSM6DSL driver] 1. Communication verification
[i=s]This post was last edited by littleshrimp on 2018-6-24 20:14[/i] [align=left][align=left][color=rgb(0, 0, 0)][font=Calibri, sans-serif][size=10.5pt]LSM6DSL supports SPI and I2C communication. The...
littleshrimp MEMS sensors
Urgent: Error when drawing schematic diagram and generating network table in cadence learning
[color=#000000][backcolor=rgb(239, 245, 249)][size=14px]I just graduated and started working. The company wanted to use Cadence. I used AD before. I wanted to learn from myself from schematic to PCB. ...
小浅白白 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2721  2474  1451  1818  278  55  50  30  37  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号