DAPL15S667LF datasheet, PDF - EEWORLD Datasheet

DAPL15S667LF: DescriptionD Subminiature Connector, 15 Contact(s), Female, Wire Wrap Terminal, LEAD FREE; CategoryThe connector The connector; File Size175KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

DAPL15S667LF Overview

D Subminiature Connector, 15 Contact(s), Female, Wire Wrap Terminal, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Connector type	D SUBMINIATURE CONNECTOR
Contact to complete cooperation	GOLD (16) OVER NICKEL
Contact completed and terminated	GOLD (16) OVER NICKEL
Contact point gender	FEMALE
Contact material	COPPER ALLOY
DIN compliance	NO
empty shell	NO
Filter function	NO
IEC compliance	NO
insulator material	POLYETHYLENE
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	DP
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	BOARD AND PANEL
Options	GENERAL PURPOSE
Shell surface	ZINC
Shell material	STEEL
Housing size	2/A
Termination type	WIRE WRAP
Total number of contacts	15
UL Flammability Code	94V-0

C-DSUB-0067

PDM: Rev:F

STATUS:

Released

Printed: Aug 23, 2006

How does FPGA implement Hilbert transform?: I AD the beat echo signal of LFMCW radar and want to convert it into two IQ signals with a phase difference of 90°. Since the beat signal contains a frequency that is not single, I don't know how to u...; 小二红 FPGA/CPLD

Ten ways for women to become "loved by men": Ten ways for women to cultivate "love from men" Women don't have to be beautiful, but they must live beautifully; women don't have to be born smart, but they must develop intelligence; women don't hav...; 花的世界 Talking

Detailed analysis of static in C language: I googled nearly three pages about static in C language, but found that there is very little information available. Some of them are long and incomprehensible, or they skip a few words at the key poin...; Aguilera DSP and ARM Processors

【Design Tools】Virtex-5 PCIE to DVI reference routine: DEMO is based on Virtex-5 LX110T to achieve PCIE to DVI conversion. After processing the input image, it is output ....; GONGHCU FPGA/CPLD

life: If we calculate based on normal working hours of 8 hours a day, what is the approximate lifespan of common IC chips (such as the 74LS series)?...; wy3168 FPGA/CPLD

What happened to my little program?: DELAY CLRWDT MOVLW 0x02 MOVWF TMP6 LOOPA MOVLW 0xFF MOVWF TMP7 DECFSZ TMP7,F GOTO $-1 BCF STATUS,Z DECFSZ TMP6,F GOTO LOOPA NOP END Why does the loop never end?...; mangomkt Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components