EEWORLDEEWORLDEEWORLD

Part Number

Search

590WA-BDG

Description
OSC PROG CML 1.8V 50PPM EN/DS
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

590WA-BDG Overview

OSC PROG CML 1.8V 50PPM EN/DS

590WA-BDG Parametric

Parameter NameAttribute value
typeXO (Standard)
Programmable typeProgrammed by Digi-Key (please enter your desired frequency on the website order form)
Available frequency range125MHz ~ 214.999MHz
Functionenable/disable
outputCML
Voltage - Power1.8V
frequency stability±50ppm
Frequency stability (overall)±100ppm
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power (maximum)110mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
Can anyone help me analyze this circuit?
StartFragmentWhat is the function of the capacitor connected to the reverse input and output terminals of the OPA336 on the upper left?...
hyhhao1000 Analog electronics
SPI based on FPGA and ADC is not working
The system uses FPGA to receive the output of ad9222. At present, the ADC rate is 600Mbps, so the ADC needs to be adjusted through SPI. The SPI of this ADC has three lines: csb, sclk, and sdio for con...
eeleader FPGA/CPLD
Inductor Winding
[i=s]This post was last edited by paulhyde on 2014-9-15 04:19[/i] .html Inductor knowledgeInductance Knowledge Wednesday, March 28, 2007 01:50 PM Keywords: Inductance Knowledge, SMD Inductor, Inductor...
田健平 Energy Infrastructure?
Collection of popular domestic chip data downloads
GigaDevice GD32 Design Competition Selected Works Album https://download.eeworld.com.cn/wenji/show/427GD32F130 Chinese Manual https://download.eeworld.com.cn/detail/yjwerxx/558600National Technology-N...
arui1999 Download Centre
【Newbie】TIM2 PWM problem.
Please help me to check the program void TIM2_Config() { TIM_InitStructure.TIM_ClockDivision=TIM_CKD_DIV1; TIM_InitStructure.TIM_CounterMode=TIM_CounterMode_Up; TIM_InitStructure.TIM_Period=36000; TIM...
584499426 stm32/stm8
Electronic Design Competition Paper
Electronic Design Competition Paper...
平行缘分 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1037  2279  2819  1303  1373  21  46  57  27  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号