EEWORLDEEWORLDEEWORLD

Part Number

Search

591BD312M500DGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

591BD312M500DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
591BD312M500DGR - - View Buy Now

591BD312M500DGR Overview

SINGLE FREQUENCY XO, OE PIN 1

591BD312M500DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency312.5MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)100mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
Ask for help on getting started with embedded systems
Hi guys, I am a senior computer student at a third-rate university. I have never been exposed to embedded content except for the basic computer courses. Now I want to start learning embedded. I would ...
liren198 Embedded System
MSP430F2410 Memory
[p=28, null, left][color=rgb(85, 85, 85)][font=微软雅黑, Tahoma,][size=4](mspdebug) prog maria.elf Erasing... Programming... Writing 2770 bytes at 2100 [section: .text]... Writing 42 bytes at 2bd2 [sectio...
Jacktang Microcontroller MCU
Regarding the problem of STVD not being able to be found.
Hello everyone:I am using STVD for the first time. I would like to ask why after I compile a program, I cannot query the definition of a variable/register when I select it. After right-clicking, only ...
gutouabc123 stm32/stm8
[Graduation Project Wireless Mouse] How to connect 2530 to the mouse and send data
PS/2 or USB mouse can be used. I don't know if it is based on transparent transmission. I don't know how to connect to the mouse....
大声点 RF/Wirelessly
Getting Started with FPGA
[Repost] Choose VHDL or Verilog HDL Hardware Description Language HDL (Hardware Describe Language) HDL Overview With the development of EDA technology, it has become a trend to design PLD/FPGA using h...
逍遥 FPGA/CPLD
When multiple GPIOs of PXA270 are used as external key interrupts, should the physical interrupt number be XLLP_INTC_GPIOXX_2 or should I define them separately?
In the programming of pxa270 key driver, if GPIO is used as the interrupt port, except for GPIO0 and GPIO1, other GPIO interrupts share the same interrupt source IRQ_GPIOXX_2. In the driver programmin...
yuyang4812 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1569  2322  2821  2815  293  32  47  57  6  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号