EEWORLDEEWORLDEEWORLD

Part Number

Search

531FA204M800DGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

531FA204M800DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
531FA204M800DGR - - View Buy Now

531FA204M800DGR Overview

SINGLE FREQUENCY XO, OE PIN 1

531FA204M800DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency204.8MHz
Functionenable/disable
outputLVDS
Voltage - Power2.5V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
Chat with Vicor engineers: How to increase payload capacity and flight time for commercial drones?
Commercial drone companies compete on payload capacity and flight time, which is directly proportional to the size, weight, and power (SWaP) of the drone. The main factor affecting the size and weight...
eric_wang Industrial Control Electronics
Question + What are the main differences between ENC28J60 and W5100?
I have a preliminary understanding of the solutions for adding an Ethernet port to a microcontroller. There are two main solutions: ENC28J60 and W5100. What is the difference between these two solutio...
x1816 MCU
msp430
I want to use the capture function of TA0.1 of P2.6, but I don’t know how to set it up. Please give me some advice. It’s urgent. Thank you!...
xcw Microcontroller MCU
How to design a circuit
How to design a circuit to connect the eight-segment digital tube to the msp430 and make the digital tube display the corresponding number through I/O control. (A circuit diagram is better)...
wangpeng428 TI Technology Forum
Design of technical forum
Today's forums are not user-friendly enough, nor are they visual enough, let alone intelligent. Almost all forums have the same format. It's okay as an entertainment website, but it's far from enough ...
shicong Suggestions & Announcements
How to get the IP address of FPGA
Please help me, I am a newbie. I have an embedded module RM04 that converts Ethernet to WIFI. I use a network cable to connect the module's network port and the FPGA's network port. The module will as...
派大星123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 38  728  2814  1090  1494  1  15  57  22  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号