EEWORLDEEWORLDEEWORLD

Part Number

Search

550CD80M0000DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550CD80M0000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550CD80M0000DGR - - View Buy Now

550CD80M0000DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550CD80M0000DGR Parametric

Parameter NameAttribute value
typeVCXO
frequency80MHz
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)±80ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Free DIY PCB ruler
Taking advantage of the 0-yuan proofing opportunity of Jiali Chuang, I made a few PCB rulers by myself, as shown in the picture. I will send them to you free of charge. If you like them, you can send ...
BFXY Creative Market
Texas Instruments: TMS320C6474 Training Course Introduction
[flash]http://v.youku.com/v_show/id_XMjcyNDA1OTky.html[/flash]...
德仪DSP新天地 DSP and ARM Processors
ADI Prize Live Pre-registration | What to listen to in a traffic jam? New generation of in-car audio systems and software-defined cars
Click to registerLive broadcast time April 21, 10:00-11:30amLive Topic What to listen to while stuck in traffic? New generation of in-car audio systems and software-defined carsLive content The new ge...
EEWORLD社区 Automotive Electronics
Ceramic capacitor quick selection guide, do you know all this?
Ceramic capacitors are increasingly used due to their good heat resistance, excellent insulation performance, simple structure, and low price. However, due to the wide variety of product models, it is...
eric_wang Integrated technical exchanges
To design a noise budget for PCB, you need to understand voltage tolerance
In high-speed PCB design, a large part of the work is to make noise budget and plan the noise level generated by various noise sources in the system. This involves a very basic but very important conc...
jdbpcb00 PCB Design
Experts, please help me with high-speed plastic chip
Experts, can you recommend a high-frequency shaping chip? The input is a narrow pulse, and the output is a rectangular wave. Will the 74 series shaping chip work? Please give me some advice~~ Thank yo...
leizikobe FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 847  2111  310  109  529  18  43  7  3  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号