EEWORLDEEWORLDEEWORLD

Part Number

Search

550GD60M0000DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550GD60M0000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550GD60M0000DGR - - View Buy Now

550GD60M0000DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550GD60M0000DGR Parametric

Parameter NameAttribute value
typeVCXO
frequency60MHz
Functionenable/disable
outputCMOS
Voltage - Power2.5V
frequency stability±50ppm
Absolute pulling range (APR)±30ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
How to insert gif in post?
I uploaded a gif in picture format, but in the end it seemed like only the first frame was available, with no animation effects. I've seen people post gifs in posts before....
johnrey Suggestions & Announcements
Let me show you the mini fan I got as a prize: See how I used it
I got it when I participated in the Intel data download. I was a little disappointed when I received it. It's for children, what can I do with it? There is no battery or anything like that. If I disas...
wangfuchong Talking
Why can't I crack Quartus II 9.0?
I followed the instructions on the Internet to crack it but couldn't crack it, why? For details, please see [url=http://zhidao.baidu.com/question/485218890.html?quesup2]http://zhidao.baidu.com/questio...
dayuruozhi0530 FPGA/CPLD
The company has a promising future and unlimited job potential. Talented people are welcome to join.
A technology company in Beijing is recruiting [ full-time or part-time]1. Responsible for the design of RF, microwave, and millimeter wave integrated circuit chips; 2. Responsible for the testing and ...
芯2022 Recruitment
A clock rising edge error, never encountered before
filter: process(clk, rst)beginif rst = '0'thenstfil_outQ(17 downto 0)'0');elsif RISING_EDGE(clk) thenif fil_ready = '1' thenfil_cntproduct_Q '0');sum_Q '0');fil_ramQ_rdaddrsignaltap_rom_addr '0');stel...
eeleader FPGA/CPLD
【Uncle T's Library】Sharing Transformer-related Information
[i=s]This post was last edited by tyw on 2015-12-23 09:53[/i] :) Here is a batch of transformer related information. Friends who are learning this knowledge can download and have a look~~ [url=https:/...
tyw Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1747  2483  674  524  339  36  50  14  11  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号