EEWORLDEEWORLDEEWORLD

Part Number

Search

531EB77M7600DG

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

531EB77M7600DG Online Shopping

Suppliers Part Number Price MOQ In stock  
531EB77M7600DG - - View Buy Now

531EB77M7600DG Overview

SINGLE FREQUENCY XO, OE PIN 1

531EB77M7600DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency77.76MHz
Functionenable/disable
outputLVPECL
Voltage - Power2.5V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)121mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
IoT data card system source code - IoT technology architecture diagram
As a system network, the Internet of Things, like other networks, also has its own unique internal architecture. Do you know how many layers the architecture of the Internet of Things is divided into?...
火辣西米秀 RF/Wirelessly
Looking for the datasheet of rtl8187
If anyone has the datasheet of rtl8187B, please send it to me. I will be very grateful. Thanks li.wencheng2004@gmail.com Thanks...
chenzhongzi Embedded System
I didn't understand it after reading the book. Can you tell me about Timer_A?
When I was looking at Timer_A, I saw an example in the book that said, "Let ACLK = TACLK = 32768Hz, MCLK = SMCLK = DCOCLK = 1.048576MHz, andperiodically invert P5.1 to generate a square wave with a fr...
林hh Microcontroller MCU
Ask Xiang Bangzhu --- Large page NAND connected to 103ZET6 problem
I changed the program of small page to large page, and it can only read and write one page correctly. The later one doesn't work.The chip is K9F1G08UOA.//Header file FSMC_NAND.H#ifndef __FSMC_NAND_H#d...
chouxiaoya51 stm32/stm8
Digital filter design based on dsp builder
Version: MATLAB2007a QuartusⅡ7.2SP1 dsp builder7.2SP1 I first made a DDS, and the parameters and modules were designed according to the book "Modern DSP Technology", but in the end I didn't get the de...
hfrobot MCU
What do the three color rings on the TOP SOLDER layer mean from inside to outside?
What do the three color rings (1), (2), and (3) on the TOP SOLDER layer of a PAD (as shown in the figure below) mean? Isn't the solder layer used to make steel mesh? Isn't one color ring enough? Why d...
一沙一世 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1591  1879  675  375  2667  33  38  14  8  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号