530PB18M4320DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 530PB18M4320DG

530PB18M4320DG: DescriptionSINGLE FREQUENCY XO, OE PIN 2 (O; CategoryPassive components; File Size450KB，12 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

530PB18M4320DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530PB18M4320DG	-	-	View	Buy Now

530PB18M4320DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530PB18M4320DG Parametric

Parameter Name	Attribute value
type	XO (Standard)
frequency	18.432MHz
Function	enable/disable
output	CMOS
Voltage - Power	3.3V
frequency stability	±20ppm
Absolute pulling range (APR)	-
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	88mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

Infrared anti-theft alarm circuit one a

Voltage dividing power circuit

Camera nickel-cadmium battery discharger

Double pulse generator circuit

Computer motherboard circuit diagram 810 1_07

Computer motherboard circuit diagram 820 1_46

9S12 single step debugging problem: void main(void) {PTS_PTS1=0; PTS_PTS2=0; PTS_PTS3=1; PTS_PTS4= 0; DelayXms(3000); FCNFG= 1; PPAGE=0x20; FlashPointer = &FlashAdr; biao1_data=*(FlashPointer+0x0000);if(biao1_data == Password){COPCTL=0x...; aweiname2008 NXP MCU

Measurement issues for transformer groups: For example, if the connection of a transformer group is Yd11, and we only know that the connection of the primary winding and the secondary winding is star and triangle, that is, we only know Yd, how...; wangjinhua886 Embedded System

Infrared carrier frequency: For infrared communication, the transmission rate should reach 1Mb/s. I want to raise the carrier frequency of infrared transmission and reception to 20MHZ. Has anyone succeeded? Is it feasible? I use...; zhaofan0505 Embedded System

Embedded Software Engineer Interview Experience Sharing: I recently applied for an embedded software engineer position. Since most people know about common technical knowledge, I will not describe it here. Instead, I have sorted out other interview experien...; 技术小白521 ARM Technology

Is the code compiled by VDSP very inefficient?: What do you think of the efficiency of VDSP's compiled code? Why do I feel that the efficiency of C language compiled code is very low? Although compiler optimization is enabled, there are few paralle...; clj2004000 DSP and ARM Processors

Learning programming should start from childhood. Hong Kong kindergartens have already started learning programming.: [size=3]Recently, a certain school in Shanghai was criticized for its “kindergarten to primary school” test for parents, and the Shanghai Municipal Education Commission finally reported the matter and...; eric_wang Programming Basics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components