SI5334C-B08062-GM datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> SI5334C-B08062-GM

SI5334C-B08062-GM: Description4-OUTPUT, ANY FREQUENCY(<200MHZ); Categorysemiconductor Analog mixed-signal IC; File Size759KB，37 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

SI5334C-B08062-GM Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5334C-B08062-GM	-	-	View	Buy Now

SI5334C-B08062-GM Overview

4-OUTPUT, ANY FREQUENCY(<200MHZ)

SI5334C-B08062-GM Parametric

Parameter Name	Attribute value
Installation type	surface mount
Package/casing	24-VFQFN Exposed Pad
Supplier device packaging	24-QFN（4x4）

Preview

Download Datasheet

View All

S i533 4

I N

-C

O N T R O L L E D

N Y

- F

R E Q U E N C Y

, A

N Y

-O

U T P U T

U A D

LOCK

ENERATOR

Features



Low-power MultiSynth technology

enables independent, any-frequency

synthesis on four differential output

drivers

Highly-configurable output drivers

support up to four differential outputs

or eight single-ended clock outputs or

a combination of both

Low phase jitter: 0.7 ps RMS typ

High-precision synthesis allows true

0 ppm frequency accuracy on all

outputs

Flexible input reference

crystal: 8 to 30 MHz

input: 5 to 200 MHz



SSTL/HSTL input: 5 to 350 MHz



Differential input: 5 to 710 MHz



CMOS



External



Independent output voltage per driver



1.5,



1.8,

1.8, 2.5, or 3.3 V

2.5, or 3.3 V

Independent core supply voltage

Frequency increment/decrement

feature enables glitchless frequency

adjustments in 1 ppm steps

Phase adjustment on each of the

output drivers with <20 ps steps

SSC on any or all outputs that is

compliant to PCI Express

Optional external feedback mode

allows zero-delay implementation

Loss-of-lock and loss-of-signal alarm

Simple pin control

Small size: 4x4 mm, 24-QFN

Low power: 45 mA core supply typ

Wide temperature range:

–40 to +85 °C

Contact Silicon Labs for custom

versions



Ordering Information:

See page 32.

Pin Assignments



Independently-configurable outputs

support any frequency or format

0.16 to 710 MHz



HCSL: 0.16 to 250 MHz



CMOS: 0.16 to 200 MHz



SSTL/HSTL: 0.16 to 350 MHz



LVPECL/LVDS:

Applications

Ethernet switch/router

PCI Express 2.0/3.0

Broadcast video/audio timing



Processor and FPGA clocking



Any-frequency clock conversion



MSAN/DSLAM/PON



Fibre Channel, SAN



Telecom line cards

1 GbE and 10 GbE

Description

The Si5334 is a high performance, low jitter clock generator capable of

synthesizing any frequency on each of the device's four differential output

clocks. The device accepts an external reference clock or crystal and generates

four differential clock outputs, each of which is independently configurable to

any frequency up to 350 MHz and select frequencies to 710 MHz. Using Silicon

Labs' patented MultiSynth technology, each output clock is generated with very

low jitter and zero ppm frequency error. To provide additional design flexibility,

each output clock is independently configurable to support any signal format and

reference voltage. The Si5334 provides low jitter frequency synthesis with

outstanding frequency flexibility in a space-saving 4 x 4 mm QFN package. The

device configuration is factory or field programmed and, upon power up, the

device will begin operation in the predefined configuration without user

intervention. The device supports operation from a 1.8, 2.5, or 3.3 V core supply.

Rev. 1.3

Si5334

Si5334

A B L E O F

O N T E N T S

Section

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14

2.1. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14

2.2. Crystal/Clock Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

2.3. Zero Delay Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

2.4. Breakthrough MultiSynth Technology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

2.5. Output Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16

2.6. Output Clock Initial Phase Offset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

2.7. Output Clock Phase Increment and Decrement . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

2.8. Output Clock Frequency Increment and Decrement . . . . . . . . . . . . . . . . . . . . . . . . .17

2.9. R Divider Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

2.10. Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18

2.11. Device Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18

2.12. LOSLOL Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18

2.13. Power-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18

2.14. Factory Programming Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18

3. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19

4. Device Pinout by Part Number . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

5. Ordering Information and Standard Frequency Plans . . . . . . . . . . . . . . . . . . . . . . . . . .25

5.1. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25

5.2. Evaluation Boards . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25

5.3. Standard Frequency Plans . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

6. Package Outline: 24-Lead QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32

7. Recommended PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33

8. Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34

8.1. Si5334 Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34

8.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34

9. Device Errata . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37

Rev. 1.3

Recommended Resources

Current Regulation Op Amp

Auto-decompression starting control circuit

Water tank pressurized water supply automatic control circuit_1

Humidity monitor

Multi-purpose radio and television signal generator circuit

How is the Q value of the feedback LC oscillation circuit derived?: How is the Q value of the feedback LC oscillator derived? The circuit diagram is shown in the figure. I hope the experts can give a detailed derivation process. Thank you!...; tkjl12 Analog electronics

【BLE 5.3 wireless MCU CH582】14. BLE serial port transparent transmission test: Series of articles: 【BLE 5.3 wireless MCU CH582】1. Getting to know the CH582 development board (unboxing) 【BLE 5.3 wireless MCU CH582】2. MounRiver IDE first experience 【BLE 5.3 wireless MCU CH582】3. N...; freeelectron Domestic Chip Exchange

Design and implementation of FIR filter based on DSP: [size=4]I. Abstract[/size] [size=4] Using DSP for FIR algorithm[/size] [size=4] [/size] [size=4]II. Experimental platform[/size] [size=4] Matlab7.1 + CCS3.1[/size] [size=4] [/size] [size=4]III. Experi...; Jacktang DSP and ARM Processors

【Transfer】Electronic Design Competition Process: [i=s]This post was last edited by paulhyde on 2014-9-15 09:06[/i] [size=4][color=blue]Pre-competition preparation:[/color] 1. Ability to work all night. 2. Ability to learn quickly. 3. Ability to coor...; open82977352 Electronics Design Contest

MCU Hardware Anti-interference Experience: 2006-12-27 14:52:00 Source: China Power Grid　　When developing electronic products with processors, how to improve anti-interference ability and electromagnetic compatibility? 1. The following systems ...; fighting Energy Infrastructure?

Use 1117 solar panels: A while ago, I bought a solar panel that can be fixed to a backpack and has a USB power output.Generally, solar power chips need to support MPPT function to improve efficiency, so I took it apart to s...; dcexpert Energy Infrastructure?

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components