w
DESCRIPTION
The WM8310 is an integrated power-management subsystem
which provides a cost-effective, flexible, single-chip solution for
power management. It is specifically targeted at the
requirements of a range of low-power portable consumer
products, but is suitable to any application with a multimedia
processor. The WM8310 is designed to operate as a system
PMIC supporting a variety of industry-standard processors and
accessories in a wide range of consumer multimedia
applications.
The start-up behaviour and configuration is fully programmable
in an integrated OTP non-volatile memory. This highly flexible
solution helps reduce time-to-market, as changing application
requirements can be very easily accommodated in the OTP.
The InstantConfig™ interface enables an external EEPROM to
configure the WM8310.
The WM8310 power management subsystem comprises of
four programmable DC-DC converters, eleven LDO regulators
(four of which are low-noise for supplying sensitive analogue
subsystems). The integrated OTP bootstrap circuitry controls
the start-up sequencing and voltages of the converters and
regulators as well as the sequencing of system clocks.
WM8310 can be powered from a battery, a wall adaptor or
from a USB power source. An on-chip regulator provides
power for always-on PMIC functions such as register map and
the RTC. The device provides autonomous backup battery
switchover. A low-power LDO is included to support ‘Alive’
processor power domains external to the WM8310.
A linear on-chip battery charger supports trickle charging and
constant current / constant voltage charging of single-cell
lithium-ion / lithium-polymer batteries. The charge current,
termination voltage, and charger time-out are programmable.
WM8310 detects and handles battery fault conditions with a
minimum of system software involvement.
A 12-bit Auxiliary ADC supports a wide range of applications
for internal as well as external analogue sampling, such as
voltage detection and temperature measurement.
WM8310 includes a crystal oscillator, an internal RC oscillator
and Frequency Locked Loop (FLL) to generate clock signals
for autonomous system start-up and processor clocking. A
Secure Real-time Clock (S-RTC) and alarm function is
included, capable of system wake-up from low-power modes.
A watchdog function is provided to ensure system integrity.
To maximise battery life, highly-granular power management
enables each function in the WM8310 subsystem to be
independently powered down through a control interface or
alternatively through register and OTP-configurable GPIOs.
The device offers a standby power consumption of <10uA,
making it particularly suitable for portable applications.
The WM8310 is supplied in a 7x7mm 169-ball BGA package,
ideal for use in portable systems. The WM8310 forms part of
the Wolfson series of audio and power management solutions.
WOLFSON MICROELECTRONICS plc
To receive regular email updates, sign up
at
http://www.wolfsonmicro.com/enews
WM8310
Processor Power Management Subsystem
FEATURES
Power Management
2 x DC-DC synchronous buck converters
(0.6V - 1.8V, 1.2A, DVS)
1 x DC-DC synchronous buck converter (0.85V - 3.4V, 1A)
1 x DC-DC boost converter (up to 30V, up to 90mA)
1 x LDO regulator (0.9V - 3.3V, 300mA, 1)
2 x LDO regulators (0.9V - 3.3V, 200mA, 1)
3 x LDO regulators (0.9V - 3.3V, 100mA, 2)
2 x Low-noise LDO regulators (1.0V - 3.5V, 200mA, 1)
2 x Low-noise LDO regulators (1.0V - 3.5V, 150mA, 2)
1 x ‘Alive’ LDO regulator (0.8V – 1.55V, up to 25mA)
2 x programmable constant current sinks, suitable for
multi-LED display backlight control
Programmable single-cell lithium-ion / lithium-polymer
battery charger (1A max charge current)
Battery monitoring for temperature and voltage
Autonomous backup battery charging and switching
I C or SPI compatible primary control interface
Interrupt based feedback communication scheme
Watchdog timer and system reset control
Autonomous power sequencing and fault detection
Intelligent power path and power source selection
OTP memory bootstrap configuration function
Auxiliary ADC for multi-function analogue measurement
128-bit pseudo-random unique ID
Secure Real-Time Clock with wake-up alarm
12 x configurable multi-function (GPIO) pins
Comprehensive clocking scheme: low-power 32kHz RTC
crystal oscillator, Frequency Locked Loop, GPIO clock
output and 4MHz RC clock for power management
System LED outputs indicating power state, battery
charger or fault status
Selectable USB current limiting up to 1.8A (in accordance
with USB Battery Charging specification Rev 1.1)
7x7mm, 169-ball BGA package, 0.5mm ball pitch
2
Backlight LED Current Sinks
Battery Charger
System Control
Additional Features
Package Options
APPLICATIONS
Portable Media Players
Portable Navigation Devices
Cellular Handsets
Electronic Books
Electronic Gaming Devices
Pre-Production, May 2012, Rev 3.1
Copyright
2012
Wolfson Microelectronics plc
WM8310
BLOCK DIAGRAM
CS
SDA1
SCLK1
SDOUT1
CIFMODE
DC1GND
DC1FB
DC1LX
DC1VDD
DC4GND
DC4FB
DC4LX
DC4VDD
DC3GND
DC3FB
DC3LX
DC3VDD
DC2GND
DC2FB
DC2LX
DC2VDD
IRQ
RESET
Pre-Production
SDA2
SCLK2
DBVDD
DBGND
PROGVDD
Interrupt and
Reset Controller
Primary Control
Interface
Instant-
Config™
EEPROM
Interface
OTP NVM
Bootstrap
Config &
Unique ID
DC-DC1
Buck
0.6 to 1.8V
1.2A
DVS
DC-DC2
Buck
0.6 to 1.8V
1.2A
DVS
DC-DC3
Buck
0.85 to 3.4V
1A
DC-DC4
Boost
up to 30V,
up to 90mA
LED Sink
GND
PVDD
LED1
LED2
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
GPIO9
GPIO10
GPIO11
GPIO12
ON
System
Status
LED
Driver
Register Map and
Application Processor
Interface
ISINK1
ISINK2
ISINKGND
LDO1VDD
LDO1VOUT
LDO2VDD
LDO2VOUT
LDO3VDD
LDO3VOUT
LDO4VDD
LDO4VOUT
LDO5VDD
LDO5VOUT
LDO6VDD
LDO6VOUT
LDO7VDD
LDO7VOUT
LDO8VDD
LDO8VOUT
LDO9VDD
LDO9VOUT
LDO10VDD
LDO10VOUT
LDO11VOUT
LDO12VOUT
(Backup Battery Connection)
LDO13VOUT
SYSVDD
LDO 1
Standard LDO
0.9 to 3.3V 300mA
LDO 2
Standard LDO
0.9 to 3.3V 200mA
LDO 3
Standard LDO
0.9 to 3.3V 200mA
WM8310
LDO 4
Standard LDO
0.9 to 3.3V 100mA
LDO 5
Standard LDO
0.9 to 3.3V 100mA
LDO 6
Standard LDO
0.9 to 3.3V 100mA
LDO 7
Analogue LDO
1.0 to 3.5V 200mA
LDO 8
Analogue LDO
1.0 to 3.5V 200mA
LDO 9
Analogue LDO
1.0 to 3.5V 150mA
LDO 10
Analogue LDO
1.0 to 3.5V 150mA
Multi-
Function Pin
(GPIO)
Controller
Power
Management
Control
1 to 4MHz
RC
Oscillator
PM Sub-
System
Monitoring
`
AP Interface, GPIOs and PM Control
AUXADCIN1
AUXADCIN2
AUXADCIN3
AUXADCIN4
USBVMON
SYSVMON
BATTVMON
NTCBIAS
NTCMON
XTO
XTI
XOSCGND
CLKOUT
CLKIN
Auxiliary Functions
LDO 11
Alive LDO
0.8 to 1.55V 25mA
Aux
ADC
LDO 12
Internal LDO
2.1V 2mA
LDO 13
Internal LDO
2.5V 20mA
Supply Voltage
and Battery
Monitor
WALLVDD
32.768kHz
Oscillator
Real-Time
Clock
Wake-Up
Timer
Battery
Charger
1A
Power Path
Management
Switching
Matrix
USBVDD
BATTVDD
BATTFETENA
WALLVDD
WALLFETENA
VREFC
IREFR
REFGND
FLL
Power Management
References
w
PP, May 2012, Rev 3.1
2
Pre-Production
WM8310
TYPICAL APPLICATIONS
The WM8310 is designed as a system PMIC device that manages multiple power supply paths (wall
adapter, USB, battery) and generates configurable DC supplies to power processors and associated
peripherals within a system. The WM8310 provides three DC-DC synchronous buck (step-down)
converters and one DC-DC boost (step-up) converter. Eleven LDO regulators provide a high degree
of flexibility to provide power to multiple devices, with the capability to power-up and power-down
different circuits independently.
Two of the DC-DC buck converters incorporate Wolfson’s BuckWise™ technology specifically
designed to handle rapid changes in load current; programmable slew rate DVS is also provided, as
required by modern application processors. Selectable operating modes on all of the DC-DC
converters allow each converter to be optimally configured for light, heavy or transient load
conditions. Flexible operating configurations allow the converters to be tailored for minimum PCB
area, maximum performance, or for maximum efficiency. The analogue LDOs provide low-noise
outputs suitable for powering sensitive circuits such as RF / Wi-Fi / bluetooth radio applications.
The WM8310 powers up the converters and LDOs according to a programmable sequence. A
configurable ‘SLEEP’ state is also available, providing support for an alternate configuration, typically
for low-power / standby operation. The power control sequences and many other parameters can be
stored in an integrated user-configurable OTP (One-Time Programmable) memory or may be loaded
from an external memory. The WM8310 supports the programming and verification of the integrated
OTP memory.
The WM8310 provides power path management which seamlessly switches between wall adapter,
USB and battery power sources according to the prevailing conditions. A backup power source is also
supported in order to maintain the Real Time Clock (RTC) in the absence of any other supplies. The
WM8310 provides a configurable battery charger for the main battery, powered from either the wall
adapter or USB supplies. The backup power source is maintained using a constant-voltage output
from the WM8310.
Programmable GPIO pins may be configured as hardware inputs for general use or for selecting
different power management configurations. As outputs, the GPIOs can provide indications of the
device status, or may be used as control signals for other power management circuits. The WM8310
also provides two LED drivers, which can be controlled manually or configured as status indicators for
the OTP memory programmer, operating power state or battery charger.
w
PP, May 2012, Rev 3.1
3
WM8310
TABLE OF CONTENTS
Pre-Production
DESCRIPTION ....................................................................................................... 1
FEATURES ............................................................................................................ 1
APPLICATIONS..................................................................................................... 1
BLOCK DIAGRAM ................................................................................................ 2
TYPICAL APPLICATIONS .................................................................................... 3
TABLE OF CONTENTS ......................................................................................... 4
1
PIN CONFIGURATION.................................................................................. 8
2
ORDERING INFORMATION ......................................................................... 8
3
PIN DESCRIPTION ....................................................................................... 9
4
THERMAL CHARACTERISTICS ................................................................ 13
5
ABSOLUTE MAXIMUM RATINGS.............................................................. 14
6
RECOMMENDED OPERATING CONDITIONS .......................................... 14
7
ELECTRICAL CHARACTERISTICS ........................................................... 15
DC-DC SYNCHRONOUS BUCK CONVERTERS ............................................... 15
DC-DC STEP UP CONVERTER ......................................................................... 17
CURRENT SINKS................................................................................................ 17
LDO REGULATORS ............................................................................................ 18
RESET THRESHOLDS ....................................................................................... 22
REFERENCES .................................................................................................... 22
BATTERY CHARGER ......................................................................................... 23
USB POWER CONTROL .................................................................................... 24
GENERAL PURPOSE INPUTS / OUTPUTS (GPIO)........................................... 24
DIGITAL INTERFACES .................................................................................... 25
AUXILIARY ADC .............................................................................................. 25
SYSTEM STATUS LED DRIVERS ................................................................... 25
CLOCKING ....................................................................................................... 25
8
TYPICAL POWER CONSUMPTION ........................................................... 26
9
TYPICAL PERFORMANCE DATA.............................................................. 27
9.1 DC-DC CONVERTERS ....................................................................................... 27
9.2 LDO REGULATORS ............................................................................................ 27
10
SIGNAL TIMING REQUIREMENTS ............................................................ 28
10.1 CONTROL INTERFACE ................................................................................... 28
11
DEVICE DESCRIPTION .............................................................................. 30
11.1 GENERAL DESCRIPTION ............................................................................... 30
11.2 POWER STATES ............................................................................................. 30
11.3 POWER STATE CONTROL ............................................................................. 32
11.4 POWER STATE INTERRUPTS........................................................................ 37
11.5 POWER STATE GPIO INDICATION ................................................................ 37
11.6 ON PIN FUNCTION .......................................................................................... 38
11.7 RESET PIN FUNCTION ................................................................................... 39
12
CONTROL INTERFACE.............................................................................. 41
12.1 GENERAL DESCRIPTION ............................................................................... 41
12.2 2-WIRE (I2C) CONTROL MODE ...................................................................... 41
12.3 4-WIRE (SPI) CONTROL MODE ...................................................................... 44
12.4 REGISTER LOCKING ...................................................................................... 44
12.5 SOFTWARE RESET AND CHIP ID .................................................................. 45
12.6 SOFTWARE SCRATCH REGISTER ................................................................ 45
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
7.10
7.11
7.12
7.13
w
PP, May 2012, Rev 3.1
4
Pre-Production
WM8310
13
CLOCKING AND OSCILLATOR CONTROL .............................................. 46
GENERAL DESCRIPTION ............................................................................... 46
CRYSTAL OSCILLATOR ................................................................................. 48
FREQUENCY LOCKED LOOP (FLL) ............................................................... 49
13.3.1
FLL AUTO MODE ................................................................................................................ 53
14
INSTANTCONFIG™ (ICE) AND OTP MEMORY CONTROL ...................... 54
14.1 GENERAL DESCRIPTION ............................................................................... 54
14.2 ICE AND OTP MEMORY DEFINITION ............................................................ 54
14.3 BOOTSTRAP (START-UP) FUNCTION ........................................................... 55
14.3.1
START-UP FROM OTP MEMORY ...................................................................................... 55
14.3.2
START-UP FROM ICE MEMORY (DEVELOPMENT MODE).............................................. 56
14.3.3
START-UP FROM DCRW REGISTER SETTINGS ............................................................. 56
14.3.4
EXTERNAL ICE MEMORY CONNECTION ......................................................................... 56
14.4 OTP / ICE MEMORY CONTROL ...................................................................... 57
14.4.1
ENTERING / EXITING THE PROGRAM STATE ................................................................. 58
14.4.2
OTP / ICE READ COMMAND .............................................................................................. 58
14.4.3
OTP WRITE COMMAND ..................................................................................................... 59
14.4.4
OTP VERIFY COMMAND .................................................................................................... 59
14.4.5
OTP FINALISE COMMAND ................................................................................................. 60
14.4.6
OTP CONTROL REGISTER ................................................................................................ 61
14.5 OTP / ICE INTERRUPTS ................................................................................. 62
14.6 DCRW MEMORY CONTENTS ......................................................................... 62
14.6.1
DCRW PAGE 0 .................................................................................................................... 63
14.6.2
DCRW PAGE 1 .................................................................................................................... 63
14.6.3
DCRW PAGE 2 .................................................................................................................... 63
14.6.4
DCRW PAGE 3 .................................................................................................................... 65
14.6.5
DCRW PAGE 4 .................................................................................................................... 66
15
POWER MANAGEMENT ............................................................................ 67
15.1 GENERAL DESCRIPTION ............................................................................... 67
15.2 DC-DC CONVERTER AND LDO REGULATOR CONTROL ............................ 67
15.3 TIMESLOT CONTROL AND HARDWARE ENABLE (GPIO) CONTROL ......... 68
15.4 OPERATING MODE CONTROL ...................................................................... 69
15.4.1
DC-DC SYNCHRONOUS BUCK CONVERTERS ................................................................ 69
15.4.2
DC-DC BOOST CONVERTERS .......................................................................................... 69
15.4.3
LDO REGULATORS ............................................................................................................ 69
15.5 OUTPUT VOLTAGE CONTROL ...................................................................... 70
15.5.1
DC-DC SYNCHRONOUS BUCK CONVERTERS ................................................................ 70
15.5.2
DC-DC BOOST CONVERTERS .......................................................................................... 70
15.5.3
LDO REGULATORS 1-10 .................................................................................................... 70
15.5.4
LDO REGULATOR 11 .......................................................................................................... 70
15.6 DC-DC SYNCHRONOUS BUCK CONVERTER CONTROL ............................ 71
15.7 DC-DC BOOST CONVERTER CONTROL....................................................... 72
15.8 LDO REGULATOR CONTROL ........................................................................ 72
15.9 HARDWARE CONTROL (GPIO) ...................................................................... 72
15.10 FAULT PROTECTION ...................................................................................... 73
15.11 MONITORING AND FAULT REPORTING ....................................................... 74
15.12 POWER MANAGEMENT REGISTER DEFINITIONS ...................................... 74
15.12.1
DC-DC CONVERTER AND LDO REGULATOR ENABLE ................................................... 74
15.12.2
DC-DC SYNCHRONOUS BUCK CONVERTER CONTROL ................................................ 75
15.12.3
DC-DC BOOST CONVERTER CONTROL .......................................................................... 80
15.12.4
LDO REGULATOR CONTROL ............................................................................................ 81
15.12.5
EXTERNAL POWER ENABLE (EPE) CONTROL ................................................................ 89
15.12.6
MONITORING AND FAULT REPORTING ........................................................................... 89
15.13 POWER MANAGEMENT INTERRUPTS ......................................................... 90
13.1
13.2
13.3
w
PP, May 2012, Rev 3.1
5