EEWORLDEEWORLDEEWORLD

Part Number

Search

FMP-50JR-52-1K3

Description
RES MF 1/2W 5% AXIAL
CategoryPassive components   
File Size145KB,3 Pages
ManufacturerYAGEO
Websitehttp://www.yageo.com/
Environmental Compliance
Download Datasheet Parametric View All

FMP-50JR-52-1K3 Overview

RES MF 1/2W 5% AXIAL

FMP-50JR-52-1K3 Parametric

Parameter NameAttribute value
resistance1.3 kOhms
Tolerance±5%
Power (W)0.5W,1/2W
componentmetal film
characteristicFlame resistant and safe
Temperature Coefficient±100ppm/°C
Operating temperature-55°C ~ 155°C
Package/casingAxial
Supplier device packagingAxial
size/dimensions0.075" diameter x 0.134" length (1.90mm x 3.40mm)
Height - Installation (maximum)-
Number of terminals2
Through-hole resisTors
Metal Film Resistors
High Power &
Flame-Proof Type
Ultra Miniature Style [ FMP Series ]
FeATures
Power Rating
Resistance Tolerance
T.C.R.
Flameproof Multi-layer Coating Meets
Flameproof Feature Meets Overload Test
1/2W, 1W, 2W, 3W,4W
±1%, ±5%
±100ppm/°C
UL-94V-0
UL-1412
iNTroDuCTioN
The FMP Series Metal Film High Power
Resistors are manufactured using a vacuum
sputtering system to deposit multiple layers of
mixed metal alloys and passivative materials
onto a carefully treated high grade ceramic
substrate. After a helical groove has been cut
in the resistive layer, tinned connecting leads of
electrolytic copper are welded to the end-caps.
The resistors are coated with layers of pink
color lacquer.
DerATiNg CurVe
For resistors operated in ambient temperatures above 70°C, power rating must be derated
in accordance with the curve below.
Rated Load (%)
70
100
80
60
40
20
20
40
60
80
100 120 140 160
155 °C
Ambient Temperature (°C)
DiMeNsioNs
sTYle
ultra Miniature
FMP-50
ød
H
L
øD
FMP100
FMP200
FMP3WS
FMP300
FMP4WV
DiMeNsioN
l
3.4±0.3
6.3±0.5
9.0±0.5
11.5±1.0
15.5±1.0
17.0±1.0
øD
1.9±0.2
2.4±0.2
3.9±0.3
4.5±0.5
5.0±0.5
7.5±0.5
h
28±2.0
28±2.0
26±2.0
35±2.0
33±2.0
32±2.0
Unit: mm
ød
0.45±0.05
0.55±0.05
0.55±0.05
0.8±0.05
0.8±0.05
0.8±0.05
Intel Agilex M Series released! FPGA has better transmission layer efficiency and higher resource utilization
Intel AgilexM Series released! FPGA has better transmission layer efficiency and higher resource utilization Read the solution to learn more!The amount of data processed in edge computing, cloud, and ...
EEWORLD社区 Integrated technical exchanges
[Ended] 9.17 EVOC online discussion, data is being sorted out...
[size=4][/size][b][size=5][color=blue]The list of winners is announced: [/color][/size][/b] First Prize: Pan Zheng Second Prize: Yu Lu Lian Xianghua Third Prize: Xu Zhongna Wang Zhicheng Gao Wei Congr...
26979746 Robotics Development
I want to find a 12*24 dot matrix asc font library, thank you
12*24 dot matrix, I have others...
huo_hu MCU
IAR Integrated Development Environment Chinese Tutorial
IAR Integrated Development Environment Chinese Tutorial...
Triton.zhang TI Technology Forum
Top 10 malware on the web
I don't know when, but suddenly, several unknown softwares appeared in my machine. I thought I installed them by mistake, and was annoyed every day, but I found that I couldn't uninstall them. I clear...
feifei Talking
Help with MOS tube issues
As shown in the figure, I use capacitors to drive N-MOS to control LED light groups, a total of 20, each with a voltage drop of 3.1V 1.5A. The G pole of the MOS tube is pulsed to control conduction, a...
pengbiao1210 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2496  2908  1235  388  1380  51  59  25  8  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号