EEWORLDEEWORLDEEWORLD

Part Number

Search

74HCT30PW,118

Description
IC GATE NAND 1CH 8-INP 14TSSOP
Categorylogic    logic   
File Size775KB,15 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74HCT30PW,118 Overview

IC GATE NAND 1CH 8-INP 14TSSOP

74HCT30PW,118 Parametric

Parameter NameAttribute value
Brand NameNexperia
Is it Rohs certified?conform to
MakerNexperia
Parts packaging codeTSSOP
package instructionSOP-14
Contacts14
Manufacturer packaging codeSOT402-1
Reach Compliance Codecompliant
Samacsys Description74HC(T)30 - 8-input NAND gate@en-us
seriesHCT
JESD-30 codeR-PDSO-G14
JESD-609 codee4
length5 mm
Logic integrated circuit typeNAND GATE
Humidity sensitivity level1
Number of functions1
Number of entries8
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)42 ns
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width4.4 mm
Base Number Matches1
74HC30; 74HCT30
8-input NAND gate
Rev. 7 — 2 December 2015
Product data sheet
1. General description
The 74HC30; 74HCT30 is an 8-input NAND gate. Inputs include clamp diodes. This
enables the use of current limiting resistors to interface inputs to voltages in excess of
V
CC
.
2. Features and benefits
Complies with JEDEC standard JESD7A
Input levels:
For 74HC30: CMOS level
For 74HCT30: TTL level
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
40 C
to +85
C
and from
40 C
to +125
C
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74HC30D
74HCT30D
74HC30DB
74HCT30DB
74HC30PW
74HCT30PW
40 C
to +125
C
TSSOP14
40 C
to +125
C
SSOP14
40 C
to +125
C
SO14
Description
plastic small outline package; 14 leads;
body width 3.9 mm
plastic shrink small outline package; 14 leads; body
width 5.3 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
Version
SOT108-1
SOT337-1
SOT402-1
Type number

74HCT30PW,118 Related Products

74HCT30PW,118 74HCT30D,652 74HCT30DB,118 74HCT30DB,112 74HCT30PW,112
Description IC GATE NAND 1CH 8-INP 14TSSOP IC GATE NAND 1CH 8-INP 14SO IC GATE NAND 1CH 8-INP 14SSOP IC GATE NAND 1CH 8-INP 14SSOP 74HC(T)30 - 8-input NAND gate TSSOP 14-Pin
Brand Name Nexperia Nexperia Nexperia Nexperia Nexperia
Maker Nexperia Nexperia Nexperia Nexperia Nexperia
Parts packaging code TSSOP SOIC SSOP1 SSOP1 TSSOP
package instruction SOP-14 SOP-14 SSOP, SSOP, SOP-14
Contacts 14 14 14 14 14
Manufacturer packaging code SOT402-1 SOT108-1 SOT337-1 SOT337-1 SOT402-1
Reach Compliance Code compliant compliant compliant compliant compliant
series HCT HCT HCT HCT HCT
JESD-30 code R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14
JESD-609 code e4 e4 e4 e4 e4
length 5 mm 8.65 mm 6.2 mm 6.2 mm 5 mm
Logic integrated circuit type NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE
Humidity sensitivity level 1 1 1 1 1
Number of functions 1 1 1 1 1
Number of entries 8 8 8 8 8
Number of terminals 14 14 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP SOP SSOP SSOP TSSOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 NOT SPECIFIED 260 260 260
propagation delay (tpd) 42 ns 42 ns 42 ns 42 ns 42 ns
Maximum seat height 1.1 mm 1.75 mm 2 mm 2 mm 1.1 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 1.27 mm 0.65 mm 0.65 mm 0.65 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 NOT SPECIFIED 30 30 30
width 4.4 mm 3.9 mm 5.3 mm 5.3 mm 4.4 mm
Base Number Matches 1 1 1 1 1
Is it Rohs certified? conform to conform to - - conform to
Samacsys Description 74HC(T)30 - 8-input NAND gate@en-us 74HC(T)30 - 8-input NAND gate@en-us - 74HC(T)30 - 8-input NAND gate@en-us 74HC(T)30 - 8-input NAND gate@en-us
Byte/word alignment issues in DSP
DSP enforces byte alignment for char, short, and int, which means char is aligned by byte, int is aligned by 4 bytes, and short is aligned by 2 bytes. So when char* points to 0x1, using (int*)char* ac...
Aguilera DSP and ARM Processors
Pre-registration for the live broadcast with prizes: Cytech & ADI discuss with you Gigabit digital isolators for video, converters, and communications
Cytech and ADI discuss with you: Gigabit digital isolators for video, converters, and communicationsClick to register Various reports indicate that the digital isolation market will grow at more than ...
EEWORLD社区 Robotics Development
Pray for Ya'an
Pray for Ya'an! Ya'an hold on, Ya'an rise up!...
lixmlxm Microcontroller MCU
ccs
Hello, what should I do if the emulator and CCS cannot be connected?...
bingshuiwu DSP and ARM Processors
Ask a question about formality~~About the verification process
I use formality to verify the RTL code and the DC synthesized code. When verifying, the progress has been stuck at 95% from last night to today and cannot be moved. I would like to ask if anyone has e...
eeleader-mcu FPGA/CPLD
AD603 Information (Full)
[i=s] This post was last edited by paulhyde on 2014-9-15 09:20 [/i] The Chinese information of AD603, shared here, and shared with you again...
274131487 Electronics Design Contest

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 760  1318  1488  433  758  16  27  30  9  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号