383LX561M400A052 datasheet, PDF

383LX561M400A052: DescriptionCAP ALUM 560UF 20% 400V SNAP; CategoryPassive components; ManufacturerCornell Dubilier; Environmental Compliance

Download Datasheet Parametric View All

383LX561M400A052 Overview

CAP ALUM 560UF 20% 400V SNAP

Parameter Name	Attribute value
capacitance	560µF
Tolerance	±20%
Voltage - Rated	400V
ESR (equivalent series resistance)	-
Service life at different temperatures	3000 hours at 105°C
Operating temperature	-25°C ~ 105°C
polarization	polarization
grade	-
application	Universal
lead spacing	-
size/dimensions	1.378" diameter (35.00mm)
Height - Installation (maximum)	2.047"（52.00mm）
Surface mount pad dimensions	-
Installation type	Through hole
Package/casing	Radial, can - snap-in - 4 leads

WinCE5.0 supports and uses CF cards, MMC cards, and SD cards as large as 64G.: I would like to ask all my colleagues in WinCE development: Is there any successful application that supports WinCE5.0 and uses CF cards, MMC or SD cards as large as 64G?...; jjnature Embedded System

6701 Compilation Problem: I wrote 6701 today, and the CMD file is as follows: -c -heap 0x1000 -stack 0x1000 MEMORY { VECS: o = 00000000h l = 00000200h BOOTRAM: o = 00000200h l = 00000200h PMEM: o = 00010000h l = 0000FC00h DMEM...; coldsun1982 DSP and ARM Processors

Universal serial port VHDL source program design: Part 1: Serial port receiving program LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;USE IEEE.STD_LOGIC_ARITH.ALL;USE IEEE.STD_LOGIC_UNSIGNED.ALL; --LIBRARY ALTERA;--USE ALTERA.MAXPLUS2.ALL; LIBRARY LPM;USE...; eeleader FPGA/CPLD

I will be interviewing at Baidu next week. Please give me some advice, education, corrections, help and concern.: [i=s] This post was last edited by astwyg on 2014-5-22 21:29 [/i] I was helping a classmate pass on the news and applied for an internship in Baidu's quality department. Unexpectedly, I received a cal...; astwyg Talking

Help: FPGA and DSP communication problem: FPGA uses DSP's xintf interface to communicate with DSP. I have read a lot of information, but I am still confused. How can I make the timing of FPGA consistent with DSP? I have seen people say that d...; djky183 FPGA/CPLD

Show the WEBENCH design process + low-pass filter design solution: Previously, I knew that WEBENCH design was for power supply design. Now I see that its functions are much more powerful. Now I will use this tool to design a low-pass filter circuit. The circuit diagr...; hanskying666 Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components