EEWORLDEEWORLDEEWORLD

Part Number

Search

571AJB000648DG

Description
VCXO; DIFF/SE; I2C PROG; 10-1417
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

571AJB000648DG Online Shopping

Suppliers Part Number Price MOQ In stock  
571AJB000648DG - - View Buy Now

571AJB000648DG Overview

VCXO; DIFF/SE; I2C PROG; 10-1417

571AJB000648DG Parametric

Parameter NameAttribute value
typeVCXO
FunctionEnable/Disable (Reprogrammable)
outputLVPECL
Voltage - Power2.97 V ~ 3.63 V
frequency stability±20ppm
Absolute pulling range (APR)±130ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Looking back occasionally, I used to work in the elevator industry.
When I just graduated, I worked in an elevator factory. The earliest floor display board I came into contact with at that time had many lines, 8421 code, four lines, and Gray code. Later, the factory ...
long521 Industrial Control Electronics
IBM's new carbon nanotube chip: tens of thousands of transistors on a single chip
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] [align=left][color=rgb(0, 0, 0)][font=Verdana][b]IBM, an American company, used standard mainstream semiconductor processes to p...
wstt Mobile and portable
Problems with inputting numbers into an array using a matrix keyboard
Hello everyone, I am very happy to join this group. I want to learn microcontrollers recently. I have encountered some problems. It is about the problem of inputting numbers into the array with the ma...
myf566 MCU
DDS Circuit Based on FPGA
How big is the DDS lookup table? Is it 256 address spaces or 1024 address spaces? I want to use FPGA to implement DDS function. If the working speed of FPGA can reach 150M, what is the maximum frequen...
Maxwell_CZH FPGA/CPLD
pdf
Building an Embedded Linux System...
范小川 Embedded System
Live broadcast at 10:30 this morning [Microchip Embedded Security Solutions | PolarFire SoC FPGA Secure Boot]
【Content Introduction】 PolarFire SoC FPGAs offer secure boot out of the box. In this webinar, you will learn how to implement your own secure boot method using the secure non-volatile memory of these ...
EEWORLD社区 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1175  977  2164  2525  2755  24  20  44  51  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号