530MA161M133DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 530MA161M133DG

530MA161M133DG: DescriptionSINGLE FREQUENCY XO, OE PIN 2 (O; CategoryPassive components; File Size450KB，12 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

530MA161M133DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530MA161M133DG	-	-	View	Buy Now

530MA161M133DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530MA161M133DG Parametric

Parameter Name	Attribute value
type	XO (Standard)
frequency	161.133MHz
Function	enable/disable
output	LVPECL
Voltage - Power	3.3V
frequency stability	±50ppm
Absolute pulling range (APR)	-
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	121mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

Chicken farm photoelectric control circuit

Forward and reverse operation reverse braking circuit 3

STR80145 application circuit diagram a

Voltage stabilizing circuit with high operating voltage

555 refrigerator overvoltage, undervoltage, power off delay protection circuit

DZW75-48/50(50II) AC overvoltage and undervoltage protection circuit

Two 28335s are used simultaneously: The PWM ports on a 28335 board are not enough, so I want to connect another 28335. However, the clock sources of the two boards will not be synchronized. How can I synchronize the clock sources of the...; PK000 DSP and ARM Processors

Avoiding Common Logic Circuit Design Problems: [align=left][color=#000]Reprinted from: deyisupport[/color][/align] [align=left][color=#000]Engineers face a large number of [color=rgb(205, 23, 31)][url=http://www.ti.com/lsds/ti/logic/home_overview....; maylove Analogue and Mixed Signal

【R7F0C809】DIY Chapter 9--Serial Port Application: [i=s]This post was last edited by youzizhile on 2015-9-30 15:43[/i] [align=left]For embedded programmers, debugging is undoubtedly the most helpful assistant to solve problems. Problems can be solved ...; youzizhile Renesas Electronics MCUs

Could you help me look at the code for 18B20ROM search? Please explain it clearly. Thanks a lot: uchar search_rom(uchar *p) {uchar dat,i,j,k,n,value,number=1,number_temp=1,clash_number=0;bit clash_flag=0;for(n=0;n1; DQ=1;_nop_();_nop_(); DQ=0;_nop_();_nop_();_nop_();_nop_();_nop_();//5us DQ=0; //...; yuwei001 Embedded System

What compiler is used to compile UCOSII?: I am new to UCOS2 and would like to know what compiler can be used to generate machine executable code from the source code of this system?...; lianke230 Real-time operating system RTOS

Operational Amplifier Stability Analysis (EN): [size=4]In [/size] [url=https://bbs.eeworld.com.cn/thread-72972-1-2.html]https://bbs.eeworld.com.cn/thread-72972-1-2.html[/url] [size=4]Operational amplifier qualitative analysis, the original data of...; xiaoxif Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components