550CC35M3280DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 550CC35M3280DG

550CC35M3280DG: DescriptionVCXO; DIFF/SE; SINGLE FREQ; 10-1; CategoryPassive components; File Size458KB，15 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550CC35M3280DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	550CC35M3280DG	-	-	View	Buy Now

550CC35M3280DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550CC35M3280DG Parametric

Parameter Name	Attribute value
type	VCXO
frequency	35.328MHz
Function	enable/disable
output	CMOS
Voltage - Power	3.3V
frequency stability	±50ppm
Absolute pulling range (APR)	±150ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	98mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1 . 4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.2 6/18

Si550

Recommended Resources

TMOS75Wx2 power amplifier circuit

Simple Schmitt trigger circuit using LM3900

Bootstrap boost switching power supply circuit diagram

Sensor OPA604 type low distortion FET input operational amplifier circuit

MC3367 Monolithic FM Radio

High current switching power supply starting circuit

Arithmetic unit of single chip microcomputer system: In addition to the CPU, i.e. the controller, and the 8051 chip, it also includes a 128-byte on-chip data memory RAM, which is used to store data that can be read and written, such as intermediate resu...; fish001 Microcontroller MCU

Infineon Enters Volume Production of 130nm Embedded Flash Microcontrollers for Automotive Systems: Infineon Technologies AG (FSE/NYSE: IFX) has announced the start of volume production of its advanced 32-bit embedded flash microcontrollers for automotive systems. This marks the company as the world...; frozenviolet Automotive Electronics

Problems encountered using CCS and F2619 online simulation: I just started using msp430, and the simulator is MSP-FET430UIF. I encountered several problems during online simulation and I would like to ask experts to answer them: 1. How to monitor user-defined ...; hyou Microcontroller MCU

【TGF4042 Signal Generator】+ Noise Test: TGF4042 has the function of a noise generator. The manual states that its noise bandwidth is 62.5MHZSet the function generator to noise mode and set it to 200mvPP Observe the noise and spectrum... Usi...; 飞鸿浩劫 Test/Measurement

[Repost] How to reduce power supply noise in op amp circuits?: [align=left][font=微软雅黑, 宋体][size=14px]We define noise as any useless signal at the output of an op amp. Noise can be random or repetitive, internally or externally generated, in voltage or current for...; 皇华Ameya360 DIY/Open Source Hardware

Reasons for wanting to resign: 1. Every morning, I open my closet and think about what to wear today. This is very tiring. 2. Every morning, I think about what excuses I can use to not go to the company today. This is very hard. 3....; gaoyuan78 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components