EEWORLDEEWORLDEEWORLD

Part Number

Search

550CD000230DG

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components    oscillator   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

550CD000230DG Online Shopping

Suppliers Part Number Price MOQ In stock  
550CD000230DG - - View Buy Now

550CD000230DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550CD000230DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT PACKAGE-6
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TRAY
Maximum control voltage3.3 V
Minimum control voltage
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability50%
linearity10%
Manufacturer's serial numberSI550
Installation featuresSURFACE MOUNT
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Photo Report of 2012 Beijing International Natural Gas Vehicle and Gas Station Equipment Exhibition
Photo Report of 2012 Beijing International Natural Gas Vehicle and Gas Station Equipment Exhibition001003007008012016...
jameswangsynnex Automotive Electronics
Repost, the mobile power bank is very popular recently
Recently, when many mobile power brands are promoting their products, many of them use mAh as the unit capacity as the standard for the quality of a power product. However, if you really understand th...
carrycd Power technology
How do you solve the problem that NIOS often cannot find the SYSTEM ID?
I often can't find the ID when running a NIOS project. I have been hanging out in the official forum for a long time. Some people say that I can just ignore it. But in fact, it won't work after 9.0 if...
wstt FPGA/CPLD
What is the use of multiple data streams in driver development? For example, fileobject->FileName gets: QebiesnrMkudrfcoIaamtykdDa:$DATA. I hope experts can give me some advice.
When parsing the file path in the driver, fileobject->filename is a multi-data stream: Docf_ SummaryInformation:$DATA. What is the use of this? This information is not used in the path. What is the di...
hanxu Embedded System
The difference between external clock and internal clock
I would like to ask this expert: 1. What is the difference between external clock and internal clock? 2. How do they work respectively?...
luck2001 Embedded System
Introduction to Common Fiber Optic Connectors
1. Introduction When installing any optical fiber system, it is necessary to consider connecting optical fibers or optical cables to each other in a low-loss way to achieve the continuation of the opt...
qwqwqw2088 Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 899  1129  1936  2016  242  19  23  39  41  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号