XR16V654IQ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> XR16V654IQ

XR16V654IQ: Description4 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, PQFP80; Categorysemiconductor The embedded processor and controller; File Size425KB，58 Pages; ManufacturerExar [Exar Corporation]

Download Datasheet Parametric Compare View All

XR16V654IQ Overview

4 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, PQFP80

XR16V654IQ Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	80
Maximum operating temperature	85 Cel
Minimum operating temperature	-40 Cel
Maximum supply/operating voltage	3.63 V
Minimum supply/operating voltage	2.97 V
Rated supply voltage	3.3 V
maximum data transfer rate	16M
External data bus width	8
Number of input and output buses	4
Processing package description	12 × 12 MM, 1.40 MM HEIGHT, Plastic, LQFP-80
state	DISCONTINUED
Craftsmanship	CMOS
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
terminal coating	NOT SPECIFIED
Terminal location	Four
Packaging Materials	Plastic/Epoxy
Temperature level	INDUSTRIAL
Address bus width	3
Maximum FCLK clock frequency	64 MHz
letter of agreement	ASYNC, BIT
low power mode	Yes
Microprocessor type	serial communication controller

Preview

Download Datasheet

View All

XR16V654/654D

2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO

MAY 2007

REV. 1.0.1

GENERAL DESCRIPTION

The XR16V654

(V654) is an enhanced quad

Universal Asynchronous Receiver and Transmitter

(UART) each with 64 bytes of transmit and receive

FIFOs, programmable transmit and receive FIFO

trigger levels, automatic hardware and software flow

control, and data rates of up to 16 Mbps at 4X

sampling rate. Each UART has a set of registers that

provide the user with operating status and control,

receiver error indications, and modem serial interface

controls. An internal loopback capability allows

onboard diagnostics. The V654 is available in a 48-

pin QFN, 64-pin LQFP, 68-pin PLCC, 80-pin LQFP

and 100-pin QFP packages. The 64-pin and 80-pin

packages only offer the 16 mode interface, but the

48, 68 and 100 pin packages offer an additional 68

mode interface which allows easy integration with

Motorola processors. The XR16V654IV (64-pin)

offers three state interrupt output while the

XR16V654DIV provides continuous interrupt output.

The 100 pin package provides additional FIFO status

outputs (TXRDY# and RXRDY# A-D), separate

infrared transmit data outputs (IRTX A-D) and

channel C external clock input (CHCCLK). The

XR16V654 is compatible with the industry standard

ST16C554 and ST16C654/654D.

OTE

1 Covered by U.S. Patent #5,649,122.

FEATURES

•

Pin-to-pin compatible with ST16C454, ST16C554,

TI’s TL16C754B and Philip’s SC16C654B

•

Intel or Motorola Data Bus Interface select

•

Four independent UART channels

■

Data rates of up to 16 Mbps

64 Byte Transmit FIFO

64 Byte Receive FIFO with error tags

4 Selectable TX and RX FIFO Trigger Levels

Automatic Hardware (RTS/CTS) Flow Control

Automatic Software (Xon/Xoff) Flow Control

Progammable Xon/Xoff characters

Wireless Infrared (IrDA 1.0) Encoder/Decoder

Full modem interface

•

2.25V to 3.6V supply operation

•

Sleep Mode with automatic wake-up

•

Crystal oscillator or external clock input

APPLICATIONS

•

Portable Appliances

•

Telecommunication Network Routers

•

Ethernet Network Routers

•

Cellular Data Devices

•

Factory Automation and Process Controls

IGURE

1. XR16V654 B

LOCK

IAGRAM

* 5 Volt Tolerant Inputs

(Except XTAL1 input)

UART Channel A

UART 64 Byte TX FIFO

Regs

BRG

TX & RX

ENDEC

64 Byte RX FIFO

TXB, RXB, IRTXB, DTRB#,

DSRB#, RTSB#, CTSB#,

CDB#, RIB#

TXC, RXC, IRTXC, DTRC#,

DSRC#, RTSC#, CTSC#,

CDC#, RIC#

TXD, RXD, IRTXD, DTRD#,

DSRD#, RTSD#, CTSD#,

CDD#, RID#

XTAL1

XTAL2

2.25V to 3.6V VCC

GND

A2:A0

D7:D0

IOR#

IOW#

CSA#

CSB#

CSC#

CSD#

INTA

INTB

INTC

INTD

CHCCLK

TXRDY# A-D

RXRDY# A-D

Reset

16/68#

INTSEL

CLKSEL

TXA, RXA, IRTXA, DTRA#,

DSRA#, RTSA#, CTSA#,

CDA#, RIA#

Data Bus

Interface

UART Channel B

(same as Channel A)

UART Channel C

(same as Channel A)

UART Channel D

(same as Channel A)

Crystal Osc/Buffer

654 BLK

Exar

Corporation 48720 Kato Road, Fremont CA, 94538

•

(510) 668-7000

•

FAX (510) 668-7017

•

www.exar.com

XR16V654IQ Related Products

	XR16V654IQ	XR16V654IV80	XR16V654IV	XR16V654IL	XR16V654IJ	XR16V654DIV	XR16V654D	XR16V654
Description	4 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, PQFP80	4 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, PQFP80	4 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, PQFP64	4 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, QCC48	4 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, PQFP80	4 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, PQFP80	2.25V to 3.6V Quad UART with 64-Byte FIFO	2.25V to 3.6V Quad UART with 64-Byte FIFO
Number of functions	1	1	1	1	1	1	-	-
Number of terminals	80	80	64	48	80	80	-	-
Maximum operating temperature	85 Cel	85 Cel	85 Cel	85 Cel	85 Cel	85 Cel	-	-
Minimum operating temperature	-40 Cel	-40 Cel	-40 Cel	-40 Cel	-40 Cel	-40 Cel	-	-
Maximum supply/operating voltage	3.63 V	3.63 V	3.63 V	3.63 V	3.63 V	3.63 V	-	-
Minimum supply/operating voltage	2.97 V	2.97 V	2.97 V	2.97 V	2.97 V	2.97 V	-	-
Rated supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	-	-
maximum data transfer rate	16M	16M	16M	16M	16M	16M	-	-
External data bus width	8	8	8	8	8	8	-	-
Number of input and output buses	4	4	4	4	4	4	-	-
Processing package description	12 × 12 MM, 1.40 MM HEIGHT, Plastic, LQFP-80	12 × 12 MM, 1.40 MM HEIGHT, Plastic, LQFP-80	10 × 10 MM, 1.40 MM HEIGHT, LQFP-64	7 × 7 MM, 0.90 MM HEIGHT, 0.50 MM PITCH, QFN-48	12 × 12 MM, 1.40 MM HEIGHT, Plastic, LQFP-80	12 × 12 MM, 1.40 MM HEIGHT, Plastic, LQFP-80	-	-
state	DISCONTINUED	DISCONTINUED	DISCONTINUED	DISCONTINUED	DISCONTINUED	DISCONTINUED	-	-
Craftsmanship	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	-	-
packaging shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	-	-
Package Size	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	Chip CARRIER, VERY THIN PROFILE	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	-	-
surface mount	Yes	Yes	Yes	Yes	Yes	Yes	-	-
Terminal form	GULL WING	GULL WING	GULL WING	NO	GULL WING	GULL WING	-	-
Terminal spacing	0.5000 mm	0.5000 mm	0.5000 mm	0.5000 mm	0.5000 mm	0.5000 mm	-	-
terminal coating	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
Terminal location	Four	Four	Four	Four	Four	Four	-	-
Packaging Materials	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	UNSPECIFIED	Plastic/Epoxy	Plastic/Epoxy	-	-
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	-	-
Address bus width	3	3	3	3	3	3	-	-
Maximum FCLK clock frequency	64 MHz	64 MHz	64 MHz	64 MHz	64 MHz	64 MHz	-	-
letter of agreement	ASYNC, BIT	ASYNC, BIT	ASYNC, BIT	ASYNC, BIT	ASYNC, BIT	ASYNC, BIT	-	-
low power mode	Yes	Yes	Yes	Yes	Yes	Yes	-	-
Microprocessor type	serial communication controller	serial communication controller	serial communication controller	serial communication controller	serial communication controller	serial communication controller	-	-

Recommended Resources

DC triple voltage circuit

pulse delay circuit

5V, 0.5A power supply circuit

±2g and ±50g circuits

Field effect transistor low voltage oscillation circuit

The Y starting current is 1/3 of the △ starting current of the main circuit

Showing the process of WEBENCH design + inductive sensing Position (Coil) design: Use WH to design an interesting inductive sensing circuit Position (Coil). The detailed design steps are as follows:...; hanskying666 Analogue and Mixed Signal

[2022 Digi-Key Innovation Design Competition] Material Unboxing - STM32H745I-DISCO: [i=s]This post was last edited by lansebuluo on 2022-6-19 18:47[/i]First of all, I am very happy to be shortlisted for this event organized by Dejie. I would like to thank the judges and the beautiful...; lansebuluo DigiKey Technology Zone

What is the trigger timing execution time of the clock?: I have been learning about FPGA recently and have learned about clock triggering, but there are many questions that I don't understand. I hope someone can explain, for example: always(posedge CLK) beg...; ydcman FPGA/CPLD

Using Altium Designer: Altium Designer usage - Quickly create schematic package When creating schematic package for a device with a large number of pins, you can use the "smart grid insert" function provided by AD to quickl...; tx_xy PCB Design

How to add a peripheral event under TI Bluetooth protocol stack 1.3.2: How to add a human body sensing module to control the LED on and off in TI Bluetooth protocol station 1.3.2, and how to trigger an event?...; lejing123 Wireless Connectivity

Newcomer Report: I am a newcomer who has just come to WINCE. Now I am working on a project with my teacher. I need to port a software written on a PC to wince6.0. The platform is built on mini 6410. I also need to dev...; he134312 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components