EEWORLDEEWORLDEEWORLD

Part Number

Search

XQ4013XL-3HQ432M

Description
QML High-Reliability FPGAs
File Size121KB,22 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet View All

XQ4013XL-3HQ432M Overview

QML High-Reliability FPGAs

0
R
QPRO XQ4000XL Series QML
High-Reliability FPGAs
0
2
DS029 (v1.3) June 25, 2000
Product Specification
Development system runs on most common computer
platforms
- Interfaces to popular design environments
- Fully automatic mapping, placement and routing
- Interactive design editor for design optimization
Highest capacity—over 180,000 usable gates
Additional routing over XQ4000E
- Almost twice the routing capacity for high-density
designs
Buffered Interconnect for maximum speed
New latch capability in configurable logic blocks
Improved VersaRing™ I/O interconnect for better Fixed
pinout flexibility
- Virtually unlimited number of clock signals
Optional multiplexer or 2-input function generator on
device outputs
5V tolerant I/Os
0.35
µm
SRAM process
XQ4000X Series Features
Certified to MIL-PRF-38535 Appendix A QML
(Qualified Manufacturer Listing)
Ceramic and plastic packages
Also available under the following standard microcircuit
drawings (SMD)
- XQ4013XL 5962-98513
- XQ4036XL 5962-98510
- XQ4062XL 5962-98511
- XQ4085XL 5962-99575
For more information contact the Defense Supply
Center Columbus (DSCC)
http://www.dscc.dla.mis/v/va/smd/smdsrch.html
Available in -3 speed
System featured Field-Programmable Gate Arrays
- SelectRAM™ memory: on-chip ultra-fast RAM with
·
synchronous write option
·
dual-port RAM option
- Abundant flip-flops
- Flexible function generators
- Dedicated high-speed carry logic
- Wide edge decoders on each edge
- Hierarchy of interconnect lines
- Internal 3-state bus capability
- Eight global low-skew clock or signal distribution
networks
Introduction
The QPRO™ XQ4000XL Series high-performance,
high-capacity Field Programmable Gate Arrays (FPGAs)
provide the benefits of custom CMOS VLSI, while avoiding
the initial cost, long development cycle, and inherent risk of
a conventional masked gate array.
The result of thirteen years of FPGA design experience and
feedback from thousands of customers, these FPGAs com-
bine architectural versatility, on-chip Select-RAM memory
with edge-triggered and dual-port modes, increased speed,
abundant routing resources, and new, sophisticated
soft-ware to achieve fully automated implementation of
complex, high-density, high-performance designs.
Refer to the complete Commercial XC4000XL Series Field
Programmable Gate Arrays Data Sheet for more informa-
tion on device architecture and timing, and the latest Xilinx
databook for package pinouts other than the CB228
(included in this data sheet). (Pinouts for XQ4000XL device
are identical to XC4000XL.)
System performance beyond 50 MHz
Flexible array architecture
Low power segmented routing architecture
Systems-oriented features
- IEEE 1149.1-compatible boundary scan logic
support
- Individually programmable output slew rate
- Programmable input pull-up or pull-down resistors
- 12 mA sink current per XQ4000XL output
Configured by loading binary file
- Unlimited reprogrammability
Readback capability
- Program verification
- Internal node observability
© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS029 (v1.3) June 25, 2000
Product Specification
www.xilinx.com
1-800-255-7778
1
SIwave Chinese Training Manual
Attached is the SIwave Chinese training manual, you can take a look if you are interested....
duwang Power technology
Are there any hardware organizations in Shanghai?
I've been studying hardware recently, and I found that there are many organizations in Shanghai that study software, such as SHLUG and GTUG. They often hold events and have some very interesting lectu...
bbslb Embedded System
Delay vs Timer
In 51 MCU, which method is better to calculate a fixed time? Delay is a for loop function and the other method is a timer. Which one is it? For consumes a lot of CPU resources, so what about the timer...
key321 Embedded System
Job hunting after the epidemic
As an individual, you still need to improve your abilities, broaden your horizons, start from industries with less impact, and learn and improve your workplace abilities and skills. At present, it is ...
led2015 Talking
Design of high performance PHS RF transceiver chip
Introduction: With the expansion of PHS protocol, PHS has continuously introduced new highlights in systems and services, such as seamless switching, card-machine separation and QBOX smart wireless se...
JasonYoo RF/Wirelessly
F5529LCD display module
Is there any great god who has debugged this LCD display program before? I beg for the program. . . ....
HI唐辉 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 770  1955  2633  761  804  16  40  54  17  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号