EEWORLDEEWORLDEEWORLD

Part Number

Search

XQ4013XL-3BG240M

Description
QML High-Reliability FPGAs
File Size121KB,22 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet View All

XQ4013XL-3BG240M Overview

QML High-Reliability FPGAs

0
R
QPRO XQ4000XL Series QML
High-Reliability FPGAs
0
2
DS029 (v1.3) June 25, 2000
Product Specification
Development system runs on most common computer
platforms
- Interfaces to popular design environments
- Fully automatic mapping, placement and routing
- Interactive design editor for design optimization
Highest capacity—over 180,000 usable gates
Additional routing over XQ4000E
- Almost twice the routing capacity for high-density
designs
Buffered Interconnect for maximum speed
New latch capability in configurable logic blocks
Improved VersaRing™ I/O interconnect for better Fixed
pinout flexibility
- Virtually unlimited number of clock signals
Optional multiplexer or 2-input function generator on
device outputs
5V tolerant I/Os
0.35
µm
SRAM process
XQ4000X Series Features
Certified to MIL-PRF-38535 Appendix A QML
(Qualified Manufacturer Listing)
Ceramic and plastic packages
Also available under the following standard microcircuit
drawings (SMD)
- XQ4013XL 5962-98513
- XQ4036XL 5962-98510
- XQ4062XL 5962-98511
- XQ4085XL 5962-99575
For more information contact the Defense Supply
Center Columbus (DSCC)
http://www.dscc.dla.mis/v/va/smd/smdsrch.html
Available in -3 speed
System featured Field-Programmable Gate Arrays
- SelectRAM™ memory: on-chip ultra-fast RAM with
·
synchronous write option
·
dual-port RAM option
- Abundant flip-flops
- Flexible function generators
- Dedicated high-speed carry logic
- Wide edge decoders on each edge
- Hierarchy of interconnect lines
- Internal 3-state bus capability
- Eight global low-skew clock or signal distribution
networks
Introduction
The QPRO™ XQ4000XL Series high-performance,
high-capacity Field Programmable Gate Arrays (FPGAs)
provide the benefits of custom CMOS VLSI, while avoiding
the initial cost, long development cycle, and inherent risk of
a conventional masked gate array.
The result of thirteen years of FPGA design experience and
feedback from thousands of customers, these FPGAs com-
bine architectural versatility, on-chip Select-RAM memory
with edge-triggered and dual-port modes, increased speed,
abundant routing resources, and new, sophisticated
soft-ware to achieve fully automated implementation of
complex, high-density, high-performance designs.
Refer to the complete Commercial XC4000XL Series Field
Programmable Gate Arrays Data Sheet for more informa-
tion on device architecture and timing, and the latest Xilinx
databook for package pinouts other than the CB228
(included in this data sheet). (Pinouts for XQ4000XL device
are identical to XC4000XL.)
System performance beyond 50 MHz
Flexible array architecture
Low power segmented routing architecture
Systems-oriented features
- IEEE 1149.1-compatible boundary scan logic
support
- Individually programmable output slew rate
- Programmable input pull-up or pull-down resistors
- 12 mA sink current per XQ4000XL output
Configured by loading binary file
- Unlimited reprogrammability
Readback capability
- Program verification
- Internal node observability
© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS029 (v1.3) June 25, 2000
Product Specification
www.xilinx.com
1-800-255-7778
1
mini2440 300 output
As shown in the figure: And accessories:A serial cable (connected, works), two USB cables, a parallel cable, a parallel port emulator, and the 2.54mm to 2mm board are gone.128M FLASH + 64M SDRAM (comp...
523335234 Buy&Sell
About the problem of ormon simulating plc and vb communication
Hey guys, I want to simulate a plc in a computer, run the plc program, and write a vb program in this computer to communicate with it. I don't know how to achieve it. Can you give me a good idea? Than...
len524 Embedded System
PCIe switching, what the hell? Dell PowerEdge FX2 platform uses PCIE switching
Reposted from [url]http://mp.weixin.qq.com/s?__biz=MzAwNzU3NzQ0MA==&mid=403102508&idx=1&sn=3f2038892fae5957606df8c6fdb4e11f&3rd=MzA3MDU4NTYzMw==&scene=6#rd[/url] [b][color=inherit][font=inherit][size=...
白丁 FPGA/CPLD
How to enable PWM function on PIC16F1827 and output on RA3
Can the following code enable PWM? I tried but it doesn't work void initPWM() { INTCON = 0x00; //Disable general interrupt and external interrupt TRISA=0xFF; //ADD BY CHEN PR2 = 0xff; //Write to PR2 r...
and01 Microchip MCU
EEWORLD University Hall--Understand the development history of smart home in one minute (video)
Learn about the development history of smart home in one minute (video) : https://training.eeworld.com.cn/course/5794In daily life, we often hear the term " smart home ". Not only that, more and more ...
成都亿佰特 RF/Wirelessly
Interrupt vector definition please explain
As shown in the figure, it is defined in the G2 series header file of CCS5.2 that TIMER0_A0_VECTOR and TIMERA0_VECTOR are equivalent. TIMER0_A0_VECTOR, why is this answer to this question wrong?...
mesada Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1601  290  2465  1328  1521  33  6  50  27  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号