EEWORLDEEWORLDEEWORLD

Part Number

Search

531KB004647DG

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

531KB004647DG Online Shopping

Suppliers Part Number Price MOQ In stock  
531KB004647DG - - View Buy Now

531KB004647DG Overview

SINGLE FREQUENCY XO, OE PIN 1

531KB004647DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency257.8125MHz
Functionenable/disable
outputCML
Voltage - Power1.8V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
What does the colon represent in the following structure type definition?
typedef struct bGPIOx_CRL {unsigned int MODE0 :2;unsigned int CNF0:2;unsigned int MODE1 :2;unsigned int CNF1:2;unsigned int MODE2 :2;unsigned int CNF2:2;unsigned int MODE3 :2;unsigned int CNF3:2;unsig...
babyspider stm32/stm8
Help!!! I have a problem with the frequency division circuit, please give me some advice!!!
There is a 12MHz crystal oscillator in the circuit diagram (as an external crystal oscillator circuit of 8051). Now I need a 1MHz counting crystal oscillator circuit. Can I use a 12-frequency division...
cqhaojun Analog electronics
P0 port and address decoding
Such a circuit: mainly AT89C51, 74LS32 (OR gate), 74LS273! The connection method is as follows: P3.6 (WR) and P2.7 (A15) are connected to the input and output of 74LS32 (OR gate); the output of 74LS32...
shanghaiwave Embedded System
Murder Case
[i=s] This post was last edited by wangfuchong on 2015-9-30 16:57 [/i] It is said that a man drove his car and killed another man in front of the police station because the woman was having an affair ...
wangfuchong Talking
Do you need to use an oscilloscope to compare the pulse and data lines of SPI to make SPI work?
When debugging SPI with DSP 2812, the following problem occurred: SPI can only work properly when the two-channel probe of the oscilloscope is connected to the data line and the clock line, and the gr...
niu506 DSP and ARM Processors
Questions about the schematic diagram of the Shenzhou-1 development board
Has anyone used the Shenzhou-1 development board? What are the functions of the RS, TP_INT and other pins on the TFT part of the schematic?...
dzgcsj_hz stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2186  1608  2040  1148  918  45  33  42  24  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号