EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-44-15.0M-20H1EC

Description
Parallel - Fundamental Quartz Crystal, 15MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryCrystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-44-15.0M-20H1EC Overview

Parallel - Fundamental Quartz Crystal, 15MHz Nom, ROHS COMPLIANT PACKAGE-2

LP49-44-15.0M-20H1EC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Is SamacsysN
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.005%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance44 pF
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency15 MHz
Maximum operating temperature50 °C
Minimum operating temperature-10 °C
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance50 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
Base Number Matches1
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
Let's learn PIC microcontroller together
Hello everyone, I am a PIC microcontroller novice, but I am very diligent. I bought the ND118-877APIC experimental development board, which has examples but no source code. I wrote the code myself and...
youmurensha Microchip MCU
Interdisciplinary science begins to influence classical scientific classification
Xinhua News Agency, Paris (Reporter Yang Jun) Many famous Chinese scientists in France pointed out that with the continuous development of scientific categories, current professional discipline resear...
JasonYoo RF/Wirelessly
Invitation letter to YiBo High Performance Design Technology Seminar in Beijing
[p=22, null, center][size=13px] [/size][/p][p=22, null, left][size=13px] Since 2011, YiBo has been holding technical seminars in many cities across the country. The topics of the seminars involve high...
yvonneGan PCB Design
Found an interesting guy in the forum
I posted a post yesterday. Today, when I was browsing the forum, I found that someone posted the same post as mine. The content of the post is exactly the same as mine, except that the post name and e...
dj狂人 Talking
Expert help: How to write data into CPLD register in PCI9054?
The environment is VC++6.0. The CPLD register address is: 0x1f000; (offset). The value to be written is: 0. The specific address of the written data is: bus address + offset. I want to know what speci...
liu666 Embedded System
What are the specific differences between the IntEnable(INT_UART2); and UARTEnable(INT_UART2); instructions?
IntEnable(INT_UART2); //Enable UART2 interrupt UARTEnable(INT_UART2); //Enable UART2 What are the specific differences between the instructions? If after receiving data, close the UART2 port, process ...
QIHAO74 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2420  37  2399  1476  879  49  1  30  18  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号