EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC6957IMS-1#PBF

Description
IC CLK BUFFER DVR 1:2 12MSOP
Categorysemiconductor    Analog mixed-signal IC   
File Size1MB,38 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Environmental Compliance
Download Datasheet Parametric View All

LTC6957IMS-1#PBF Overview

IC CLK BUFFER DVR 1:2 12MSOP

LTC6957IMS-1#PBF Parametric

Parameter NameAttribute value
typefanout buffer (allocation)
Number of circuits1
Ratio - Input:Output1:2
Differential - Input:OutputYes Yes
enterCML,CMOS,LVDS,LVPECL
outputLVPECL
Frequency - maximum300MHz
Voltage - Power3.15 V ~ 3.45 V
Operating temperature-40°C ~ 85°C
Installation typesurface mount
Package/casing12-TSSOP (0.118", 3.00mm wide)
Supplier device packaging12-MSOP
FEATURES
n
n
LTC6957-1/LTC6957-2/
LTC6957-3/LTC6957-4
Low Phase Noise, Dual
Output Buffer/Driver/
Logic Converter
DESCRIPTION
The
LTC
®
6957-1/LTC6957-2/LTC6957-3/LTC6957-4
is a
family of very low phase noise, dual output AC signal
buffer/driver/logic level translators. The input signal can
be a sine wave or any logic level (≤2V
P-P
). There are four
members of the family that differ in their output logic
signal type as follows:
LTC6957-1: LVPECL Logic Outputs
LTC6957-2: LVDS Logic Outputs
LTC6957-3: CMOS Logic, In-Phase Outputs
LTC6957-4: CMOS Logic, Complementary Outputs
The LTC6957 will buffer and distribute any logic signal
with minimal additive noise, however, the part really
excels at translating sine wave signals to logic levels. The
early amplifier stages have selectable lowpass filtering
to minimize the noise while still amplifying the signal to
increase its slew rate. This input stage filtering/noise limit-
ing is especially helpful in delivering the lowest possible
phase noise signal with slow slewing input signals such
as a typical 10MHz sine wave system reference.
All registered trademarks and trademarks are the property of their respective owners. Protected
by U.S. Patents 7969189 and 8319551.
n
n
n
n
n
n
n
Low Phase Noise Buffer/Driver
Optimized Conversion of Sine Wave Signals to
Logic Levels
Three Logic Output Types Available
n
LVPECL
n
LVDS
n
CMOS
Additive Jitter 45fs
RMS
(LTC6957-1)
Frequency Range Up to 300MHz
3.15V to 3.45V Supply Operation
Low Skew 3ps Typical
Fully Specified from –40°C to 125°C
12-Lead MSOP and 3mm × 3mm DFN Packages
System Reference Frequency Distribution
High Speed ADC, DAC, DDS Clock Driver
Military and Secure Radio
Low Noise Timing Trigger
Broadband Wireless Transceiver
High Speed Data Acquisition
Medical Imaging
Test and Measurement
APPLICATIONS
n
n
n
n
n
n
n
n
TYPICAL APPLICATION
3.3V
0.1µF
–140
V
+
Additive Phase Noise at 100MHz
SINGLE-ENDED SINE WAVE INPUT
AT +7dBm (500mV
RMS
)
FILTA = FILTB = GND
LTC6957-2 (LVDS)
LTC6957-4 (CMOS)
–155
LTC6957-3
(CMOS)
LTC6957-1 (LVPECL)
1k
10k
100k
OFFSET FREQUENCY (Hz)
1M
FILTA
100MHz
+7dBm
SINE WAVE
50Ω
10nF
FILTB
10nF
IN
+
IN
SD1
OUT1
TO PLL CHIPS
OR SYSTEM
SAMPLING CLOCKS
PHASE NOISE (dBc/Hz)
–145
–150
OCXO
OUT2
–160
GND
SD2
6957 TA01a
–165
100
69571234 TA01b
6957fb
For more information
www.linear.com/LTC6957-1
1
The following error occurs when debugging the 28379D board I made myself
During debugging, the 3.3V and 1.2V power supplies are normal, and the RSTn pin remains at a low level. Please help me find a solution to this problem! Thank you very much!...
xiangou123 Microcontroller MCU
Two situations encountered when debugging Fujitsu Industrial DIY boards
1. When using MLINK to simulate the DIY board, if the simulation indicator light on the EASY kit board keeps flashing, even if the USB port is unplugged and re-plugged, the indicator light still keeps...
ltbytyn DIY/Open Source Hardware
[Xiao Meige FPGA Advanced Tutorial] Chapter 7 VGA Controller Design and Verification
[align=center][color=#000][size=15px][b][size=6]VII. Design and Verification of VGA Controller [/size][/b][/size][/color][/align] [b]Introduction to VGA Standard [/b][align=left][color=#000][size=15px...
芯航线跑堂 FPGA/CPLD
Please give me some advice if you have transplanted TCP/IP protocol stack!
I want to port LWIP to UCOS. The information on the Internet is based on the ARM platform, but I want to port it to the PC platform. Is there any hero who can give me some advice? Thank you very much....
min_sd Embedded System
Keil Learning (IV)
[b]III. Breakpoint Setting[/b] Figure 3 When debugging a program in the online assembly window, some program lines must meet certain conditions before they can be executed (such as a variable in the p...
yuandayuan6999 MCU
Sharing FPGA Design Tips
Counters are often used in FPGA design. Counters should be designed as subtraction counters instead of addition counters. This design can reduce the occupation of design resources and improve design r...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2608  2510  1430  301  2398  53  51  29  7  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号