Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/.
Some packages are available in 500 unit reels through
designated sales channels with #TRMPBF suffix.
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C (Note 4).
SYMBOL
V
IN+
V
IN–
V
IN+
– V
IN–
V
CM
I
IN
C
IN
CMRR
I
REFOUT
PARAMETER
Absolute Input Range (A
IN1+
, A
IN2+
)
Absolute Input Range (A
IN1–
, A
IN2–
)
Input Differential Voltage Range
Common Mode Input Range
Analog Input DC Leakage Current
Analog Input Capacitance
Input Common Mode Rejection Ratio
External Reference Current
f
IN
= 2.2MHz
REFINT = 0V, REFOUT = 4.096V
CONDITIONS
(Note 5)
(Note 5)
V
IN
= V
IN+
– V
IN–
V
IN
= (V
IN+
+ V
IN–
)/2
l
l
l
l
l
ELECTRICAL CHARACTERISTICS
MIN
0
0
–REFOUT1,2
0
–1
OGND
TYP
MAX
V
DD
V
DD
REFOUT1,2
V
DD
1
UNITS
V
V
V
V
µA
pF
dB
µA
232316fc
10
85
675
2
For more information
www.linear.com/LTC2323-16
LTC2323-16
temperature range, otherwise specifications are at T
A
= 25°C (Note 4).
SYMBOL PARAMETER
Resolution
No Missing Codes
Transition Noise
INL
DNL
BZE
FSE
Integral Linearity Error
Differential Linearity Error
Bipolar Zero-Scale Error
Bipolar Zero-Scale Error Drift
Bipolar Full-Scale Error
Bipolar Full-Scale Error Drift
V
REFOUT1,2
= 4.096V (REFINT Grounded) (Note 7)
V
REFOUT1,2
= 4.096V (REFINT Grounded)
l
CONVERTER CHARACTERISTICS
The
l
denotes the specifications which apply over the full operating
CONDITIONS
l
l
MIN
16
16
TYP
MAX
UNITS
Bits
Bits
1.5
(Note 6)
(Note 7)
l
l
l
LSB
RMS
12
0.99
12
90
LSB
LSB
LSB
LSB/°C
LSB
ppm/°C
–12
–0.99
–12
–90
±4
±0.4
0
0.01
±10
15
The
l
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C and A
IN
= –1dBFS (Notes 4, 8).
SYMBOL PARAMETER
SINAD
SNR
THD
SFDR
CONDITIONS
l
DYNAMIC ACCURACY
MIN
76
76.5
TYP
80
80
81
81.7
–87
–88
MAX
UNITS
dB
dB
dB
dB
Signal-to-(Noise + Distortion) Ratio f
IN
= 2.2MHz, V
REFOUT1,2
= 4.096V, Internal Reference
f
IN
= 2.2MHz, V
REFOUT1,2
= 5V, External Reference
Signal-to-Noise Ratio
Total Harmonic Distortion
Spurious Free Dynamic Range
–3dB Input Linear Bandwidth
Aperture Delay
Aperture Delay Matching
Aperture Jitter
Transient Response
Full-Scale Step
f
IN
= 2.2MHz, V
REFOUT1,2
= 4.096V, Internal Reference
f
IN
= 2.2MHz, V
REFOUT1,2
= 5V, External Reference
f
IN
= 2.2MHz, V
REFOUT1,2
= 4.096V, Internal Reference
f
IN
= 2.2MHz, V
REFOUT1,2
= 5V, External Reference
f
IN
= 2.2MHz, V
REFOUT1,2
= 4.096V, Internal Reference
f
IN
= 2.2MHz, V
REFOUT1,2
= 5V, External Reference
l
l
–80
dB
dB
dB
dB
MHz
ps
ps
ps
RMS
ns
l
78
91
88
10
500
500
1
3
The
l
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C (Note 4).
SYMBOL
V
REFOUT1,2
PARAMETER
Internal Reference Output Voltage
V
REFIN
Temperature Coefficient
REFOUT1,2 Output Impedance
V
REFOUT1,2
Line Regulation
V
DD
= 4.75V to 5.25V
CONDITIONS
4.75V < V
DD
< 5.25V
3.13V < V
DD
< 3.47V
(Note 14)
l
l
l
INTERNAL REFERENCE CHARACTERISTICS
MIN
4.088
2.044
TYP
4.096
2.048
3
0.25
0.3
MAX
4.106
2.053
20
UNITS
V
ppm/°C
Ω
mV/V
232316fc
For more information
www.linear.com/LTC2323-16
3
LTC2323-16
The
l
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C (Note 4).
SYMBOL
V
IH
V
IL
I
IN
C
IN
V
OH
V
OL
I
OZ
I
SOURCE
I
SINK
V
ID
V
IS
V
OD
V
OS
V
OD_LP
V
OS_LP
PARAMETER
High Level Input Voltage
Low Level Input Voltage
Digital Input Current
Digital Input Capacitance
High Level Output Voltage
Low Level Output Voltage
Hi-Z Output Leakage Current
Output Source Current
Output Sink Current
LVDS Differential Input Voltage
LVDS Common Mode Input Voltage
LVDS Differential Output Voltage
LVDS Common Mode Output Voltage
Low Power LVDS Differential Output
Voltage
Low Power LVDS Common Mode
Output Voltage
I
O
= -500µA
I
O
= 500µA
V
OUT
= 0V to OV
DD
V
OUT
= 0V
V
OUT
= OV
DD
100Ω Differential Termination, OV
DD
= 2.5V
100Ω Differential Termination, OV
DD
= 2.5V
100Ω Differential Load, LVDS Mode,
OV
DD
= 2.5V
100Ω Differential Load, LVDS Mode,
OV
DD
= 2.5V
100Ω Differential Load, Low Power,
LVDS Mode ,OV
DD
= 2.5V
100Ω Differential Load, Low Power,
LVDS Mode ,OV
DD
= 2.5V
l
l
l
l
l
l
l
l
l
DIGITAL INPUTS AND DIGITAL OUTPUTS
CONDITIONS
MIN
l
l
TYP
MAX
0.2 • OV
DD
UNITS
V
V
μA
pF
V
0.8 • OV
DD
–10
5
OV
DD
– 0.2
0.2
–10
–10
10
240
1
100
0.85
75
0.9
150
1.2
100
1.2
600
1.45
300
1.4
250
1.4
10
10
V
IN
= 0V to OV
DD
l
V
µA
mA
mA
mV
V
mV
V
mV
V
POWER REQUIREMENTS
SYMBOL PARAMETER
V
DD
OV
DD
I
VDD
I
OVDD
I
NAP
I
SLEEP
P
D_3.3V
Supply Voltage
Supply Voltage
Supply Current
Supply Current
Nap Mode Current
Sleep Mode Current
Power Dissipation
Nap Mode
Sleep Mode
P
D_5V
Power Dissipation
Nap Mode
Sleep Mode
CONDITIONS
5V Operation
3.3V Operation
The
l
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25°C (Note 4).
MIN
l
l
l
TYP
MAX
5.25
3.47
2.63
UNITS
V
V
V
mA
mA
mA
mA
μA
μA
mW
mW
mW
mW
μW
μW
mW
mW
mW
mW
μW
μW
232316fc
4.75
3.13
1.71
14.5
4
8
3
1
1
55
65
10
31
5
5
80
95
15
31
5
5
5Msps Sample Rate (IN
+
= IN
–
= 0V)
5Msps Sample Rate (C
L
= 5pF)
5Msps Sample Rate (R
L
= 100Ω)
Conversion Done (I
VDD
)
Sleep Mode (I
VDD
+ I
OVDD
)
Sleep Mode (I
VDD
+ I
OVDD
)
CMOS Mode
LVDS Mode
CMOS Mode
LVDS Mode
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
18
5
12
5
5
5
58
86
13
41
16.5
16.5
100
110
25
40
25
25
V
DD
= 3.3V 5Msps Sample Rate (IN
+
= IN
–
= 0V) CMOS Mode
V
DD
= 3.3V 5Msps Sample Rate (IN
+
= IN
–
= 0V) LVDS Mode
V
DD
= 3.3V Conversion Done (I
VDD
+ I
OVDD
)
V
DD
= 3.3V Conversion Done (I
VDD
+ I
OVDD
)
V
DD
= 3.3V Sleep Mode (I
VDD
+ I
OVDD
)
V
DD
= 3.3V Sleep Mode (I
VDD
+ I
OVDD
)
CMOS Mode
LVDS Mode
CMOS Mode
LVDS Mode
V
DD
= 5V 5Msps Sample Rate (IN
+
= IN
–
= 0V) CMOS Mode
V
DD
= 5V 5Msps Sample Rate (IN
+
= IN
–
= 0V) LVDS Mode
V
DD
= 5V Conversion Done (I
VDD
+ I
OVDD
)
V
DD
= 5V Conversion Done (I
VDD
+ I
OVDD
)
V
DD
= 5V Sleep Mode (I
VDD
+ I
OVDD
)
V
DD
= 5V Sleep Mode (I
VDD
+ I
OVDD
)
CMOS Mode
LVDS Mode
CMOS Mode
LVDS Mode
4
For more information
www.linear.com/LTC2323-16
LTC2323-16
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C (Note 4).
SYMBOL
f
SMPL
t
CYC
t
ACQ
t
CONV
t
CNVH
t
DCNVSCKL
t
DSCKLCNVH
t
SCK
t
SCKH
t
SCKL
t
DSCKCLKOUT
t
DCLKOUTSDOV
t
HSDO
t
DCNVSDOV
t
DCNVSDOZ
t
WAKE
PARAMETER
Maximum Sampling Frequency
Time Between Conversions
Acquisition Time
Conversion Time
CNV
High Time
SCK Quiet Time from
CNV↓
SCK Delay Time from
CNV↓
SCK Period
SCK High Time
SCK Low Time
SCK to CLKOUT Delay
SDO Data Valid Delay from CLKOUT↓
SDO Data Remains Valid Delay from
CLKOUT↓
SDO Data Valid Delay from
CNV↓
Bus Relinquish Time After
CNV↑
REFOUT1,2 Wakeup Time
(Note 12)
C
L
= 5pF (Note 12)
C
L
= 5pF (Note 11)
C
L
= 5pF (Note 11)
(Note 11)
C
REFOUT1,2
= 10μF
(Note 11)
(Note 11)
(Notes 12, 13)
(Note 11)
(Note 11)
CONDITIONS
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
ADC TIMING CHARACTERISTICS
MIN
200
28.5
171.5
25
9.5
19.1
9.4
4
4
3
TYP
MAX
5
1000000
UNITS
Msps
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2
2
2.5
10
3
3
ns
ns
ns
ns
ms
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2:
All voltage values are with respect to ground.
Note 3:
When these pin voltages are taken below ground, or above V
DD
or OV
DD
, they will be clamped by internal diodes. This product can handle
input currents up to 100mA below ground, or above V
DD
or OV
DD
, without
latch-up.
Note 4:
V
DD
= 5V, OV
DD
= 2.5V, REFOUT1,2 = 4.096V, f
SMPL
= 5MHz.
Note 5:
Recommended operating conditions.
Note 6:
Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 7:
Bipolar zero error is the offset voltage measured from –0.5LSB
when the output code flickers between 0000 0000 0000 0000 and 1111
1111 1111 1111. Full-scale bipolar error is the worst-case of –FS or
+FS un-trimmed deviation from ideal first and last code transitions and
includes the effect of offset error.
Note 8:
All specifications in dB are referred to a full-scale ±4.096V input
with REFIN = 4.096V.
Note 9:
When REFOUT1,2 is overdriven, the internal reference buffer must
be turned off by setting REFINT = 0V.
Note 10:
f
SMPL
= 5MHz, I
REFBUF
varies proportionally with sample rate.
Note 11:
Guaranteed by design, not subject to test.
Note 12:
Parameter tested and guaranteed at OV
DD
= 1.71V and
OV
DD
= 2.5V.
Note 13:
t
SCK
of 9.4ns maximum allows a shift clock frequency up to
105MHz for rising edge capture.
Note 14:
Temperature coefficient is calculated by dividing the maximum
change in output voltage by the specified temperature range.
Note 15:
CNV
is driven from a low jitter digital source, typically at OV
DD
logic levels. This input pin has a TTL style input that will draw a small
amount of current.
0.8 • OV
DD
0.2 • OV
DD
t
DELAY
0.8 • OV
DD
0.2 • OV
DD
t
DELAY
0.8 • OV
DD
0.2 • OV
DD
50%
t
WIDTH
50%
232316 F01
Figure 1. Voltage Levels for Timing Specifications
During debugging, the 3.3V and 1.2V power supplies are normal, and the RSTn pin remains at a low level. Please help me find a solution to this problem! Thank you very much!...
1. When using MLINK to simulate the DIY board, if the simulation indicator light on the EASY kit board keeps flashing, even if the USB port is unplugged and re-plugged, the indicator light still keeps...
[align=center][color=#000][size=15px][b][size=6]VII. Design and Verification of VGA Controller [/size][/b][/size][/color][/align] [b]Introduction to VGA Standard [/b][align=left][color=#000][size=15px...
I want to port LWIP to UCOS. The information on the Internet is based on the ARM platform, but I want to port it to the PC platform. Is there any hero who can give me some advice? Thank you very much....
[b]III. Breakpoint Setting[/b] Figure 3 When debugging a program in the online assembly window, some program lines must meet certain conditions before they can be executed (such as a variable in the p...
Counters are often used in FPGA design. Counters should be designed as subtraction counters instead of addition counters. This design can reduce the occupation of design resources and improve design r...
Flip-chip and ball grid array (BGA) are two widely used packaging technologies in the electronics industry. Each has its own advantages and limitations, and in some cases, they can complement each ...[Details]
ISP devices, such as field programmable devices (FPGAs and CPLDs), do not require a programmer. Using programming kits provided by the device manufacturer, they employ a top-down modular design app...[Details]
To understand why car engines need gearboxes, we must first understand the characteristics of different types of engines. An engine refers to a machine that can convert a form of energy into kineti...[Details]
Long ago, the lifespan of cars in my country was 15 years. Once a car reached 15 years old, it was forced to be scrapped. However, the policy was later changed. As long as the car does not exceed 6...[Details]
When we travel in cities, we all find that electric vehicles have many advantages. As a means of transportation, they can also fulfill their mission well. Now, more and more residential communities...[Details]
Logic analyzers are widely used tools in digital design verification and debugging. They can verify the proper functioning of digital circuits and help users identify and troubleshoot faults. They ...[Details]
According to foreign media reports, researchers at the University of Surrey have developed an artificial intelligence system that can accurately locate the location of equipment in densely populate...[Details]
According to foreign media reports, BMW has just been granted a patent for a screen that could cover the entire roof. BMW hopes to transform at least a portion of the vehicle's headliner into a dis...[Details]
On August 22, the Wall Street Journal reported on the 21st local time that the new US government does not plan to acquire equity in semiconductor wafer foundry giant TSMC and Micron, one of the thr...[Details]
My career has been closely tied to the semiconductor industry. From product management to content marketing, I've provided countless forecasts and predictions across a variety of roles. Whethe...[Details]
With the increasing popularity of automated equipment, linear modules, a common auxiliary device for automated equipment, have also seen a bright future. In particular, in recent years, many small ...[Details]
Shenzhen Baowei Power Supply high frequency pure sine wave power, communication inverter power supply has two communication interfaces, RS232 and R485 interfaces, their functions and characteristic...[Details]
HTTP is the abbreviation of Hypertext Transfer Protocol. It is an application protocol based on TCP/IP communication protocol used to transmit HTML and image files. It is an application-level objec...[Details]
New version helps developers build secure and trustworthy embedded systems
Shanghai, China—August 21, 2025—
QNX, a division of BlackBerry Ltd., today announced the release of QNX...[Details]
Shanghai, China, August 21, 2025 –
Toshiba Electronic Devices & Storage Corporation (“Toshiba”) today announced the launch of the TLX9161T
, an automotive photorelay in a compact SO12L-T pa...[Details]