EEWORLDEEWORLDEEWORLD

Part Number

Search

591AC000211DGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

591AC000211DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
591AC000211DGR - - View Buy Now

591AC000211DGR Overview

SINGLE FREQUENCY XO, OE PIN 1

591AC000211DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency211kHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)125mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
論壇好像沒有開發板試用活動哦?
論壇好像沒有開發板試用活動哦? 是我沒注意到嗎?...
gurou1 Suggestions & Announcements
GD32E231 Learning 2: GPIO drive OLED and TC0 timing interrupt
I like to make a display first. With the subsequent timing of the display, it is more convenient to display the sensor data. I have a full-color OLED small screen that I have been using. It has an SPI...
wudianjun2001 GD32 MCU
I need help with a power supply simulation question
When you are doing power supply simulation, how do you set the current density, copper foil, and via routing? ?...
他们逼我做卧底 Power technology
Smart home security integrated solution terminal
Source code: https://download.eeworld.com.cn/detail/nmg/623873 Work demonstration video:...
full_stack XuanTie RISC-V Activity Zone
Regarding the RESERVED_BOOT_BLOCKS issue, the eboot size is 256K, why does it only take up 10 blocks?
The problem is this. After eboot is running, I use [color=#FF0000]F) Low-level format the Smart Media card[/color]. At this time, you can see DNW print the following information Enter your selection: ...
xixilil Embedded System
Low Power Methodology Manual - For System-on-Chip Design
The audience of this "Low Power Methodology Manual" can include IC architects, digital front-end design, back-end design, custom design, etc. Although it is more effective to consider low-power techno...
arui1999 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2124  422  2764  1978  2495  43  9  56  40  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号