534FB000423DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 534FB000423DG

534FB000423DG: DescriptionQUAD FREQUENCY XO, OE PIN 2; CategoryThe embedded processor and controller Microcontrollers and processors; File Size445KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

534FB000423DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	534FB000423DG	-	-	View	Buy Now

534FB000423DG Overview

QUAD FREQUENCY XO, OE PIN 2

534FB000423DG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	compliant
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC
Encapsulate equivalent code	LCC8,.2X.28,100
power supply	2.5 V
Certification status	Not Qualified
Maximum slew rate	98 mA
Nominal supply voltage	2.5 V
surface mount	YES
Temperature level	INDUSTRIAL

Preview

Download Datasheet

View All

Si534

EVISION

UAD

R E Q U E N C Y

RYSTAL

S C I L L A T O R

(XO)

(10 M H

Z TO

1 . 4 G H

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



Four selectable output frequencies



3rd generation DSPLL with superior



jitter performance



3x better frequency stability than

SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

FS[1]

GND

FS[0]

Description

The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si534

is available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is

required for each output frequency, the Si534 uses one fixed crystal to

provide a wide range of output frequencies. This IC-based approach allows

the crystal resonator to provide exceptional frequency stability and reliability.

In addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low jitter clocks in noisy environments

typically found in communication systems. The Si534 IC-based XO is factory

configurable for a wide variety of user specifications including frequency,

supply voltage, output format, and temperature stability. Specific

configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

CLK–

CLK+

(LVDS/LVPECL/CML)

FS[1]

GND

FS[0]

Functional Block Diagram

CLK– CLK+

CLK

FS[1]

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

FS[0]

(CMOS)

GND

Rev. 1.4 6/18

Si534

Recommended Resources

Class output statistics circuit

Three types of wiring for isolation layer of isolation transformer

Telephone busy indication circuit

fifth order attenuator

Computer motherboard circuit diagram 810 1_13

Audio media format conversion method: [size=9pt] Common sound formats include WAV, MIDI, MP3, RA, CD (actually it should be considered as media), etc., while uncommon ones include ASF, AU, AAC, WMA, MP4, AIFF, SND, XM, S3M, etc. It should...; kandy2059 DSP and ARM Processors

13W-30W-Shenzhen Longgang-Recruiting MCU engineers for battery energy system and new equipment research and development: 13W-30W-Shenzhen Longgang-Recruiting single-chip microcomputer engineers for battery energy system and new equipment research and development Job description: 1. Lead and expand the automation system ...; footdg2006 Recruitment

Award-winning lecture: Nexperia Micro Classroom - Explanation of parameters in the power GaN device data sheet: The Anshi Semiconductor micro-classroom will start from 2:30 to 3:00 pm on September 22 (Thursday)!Click here to sign up for lectures and interactions. Not only can you learn knowledge, but you will a...; eric_wang Power technology

STM8S+ULN2003+4-phase stepper motor: I am doing an experiment recently, but my hardware foundation is not very good. Please give me some advice. I want to use the 4 IO ports of STM8S to connect ULN2003, and then connect the stepper motor...; geyang1111 stm32/stm8

[Environmental Expert's Smart Watch] Part 12: Configuration of watch name and time: 1. Introduction The watch will definitely use the same firmware when it leaves the factory, so the name must be the same, so each user will modify the name of the watch when they get it. At the same t...; PowerWorld onsemi and Avnet IoT Innovation Design Competition

About ST touch button continuous response: I made a touch button with STM8S. After pressing the button, a data is sent through UART.Can it be realized that when my finger touches the button, it will continue to send data, and stop sending when...; yuyangln198 stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components