EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70V27S35BF

Description
32K X 16 DUAL-PORT SRAM, 35 ns, PQFP100
Categorystorage   
File Size209KB,21 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT70V27S35BF Overview

32K X 16 DUAL-PORT SRAM, 35 ns, PQFP100

IDT70V27S35BF Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals100
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
maximum access time35 ns
Processing package description14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeFLATPACK, LOW PROFILE, FINE PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.5000 mm
terminal coatingTIN LEAD
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
memory width16
organize32K X 16
storage density524288 deg
operating modeASYNCHRONOUS
Number of digits32768 words
Number of digits32K
Memory IC typeDUAL-PORT SRAM
serial parallelPARALLEL
HIGH-SPEED 3.3V
32K x 16 DUAL-PORT
STATIC RAM
IDT70V27S/L
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
Features:
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 15/20/25/35/55ns (max.)
– Industrial: 15/20/35ns (max.)
Low-power operation
– IDT70V27S
Active: 500mW (typ.)
Standby: 3.3mW (typ.)
– IDT70V27L
Active: 500mW (typ.)
Standby: 660
μ
W (typ.)
Separate upper-byte and lower-byte control for bus
matching capability
On-chip port arbitration logic
Dual chip enables allow for depth expansion without
external logic
IDT70V27 easily expands data bus width to 32 bits or more
using the Master/Slave select when cascading more than
one device
M/S = V
IH
for
BUSY
output flag on Master,
M/S = V
IL
for
BUSY
input on Slave
Busy and Interrupt Flags
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
LVTTL-compatible, single 3.3V (±0.3V) power supply
Available in 100-pin Thin Quad Flatpack (TQFP)
Industrial temperature range (-40°C to +85°C) is available
for selected speeds
Green parts available, see ordering information
Functional Block Diagram
R/
W
L
UB
L
CE
0L
R/W
R
UB
R
CE
0R
CE
1L
OE
L
LB
L
CE
1R
OE
R
LB
R
I/O
8-15L
I/O
0-7L
BUSY
L
(1,2)
I/O
Control
I/O
Control
I/O
8-15R
I/O
0-7R
BUSY
R
(1,2)
,
A
14L
A
0L
Address
Decoder
A
14L
A
0L
CE
0L
32Kx16
MEMORY
ARRAY
70V27
Address
Decoder
A
14R
A
0R
CE
1L
OE
L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
A
14R
A
0R
CE
0R
CE
1R
OE
R
R/
W
L
SEM
L
INT
L
(2)
(2)
R/
W
R
SEM
R
(2)
INT
R
3603 drw 01
M/
S
NOTES:
1)
BUSY
is an input as a Slave (M/S=V
IL
) and an output as a Master (M/S=V
IH
).
2)
BUSY
and
INT
are non-tri-state totem-pole outputs (push-pull).
JULY 2018
DSC 3603/16
6.01
1
©
2018
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
About importing PADS package library into AD09
When importing the package library in PADS into AD09, I first exported the library in PADS as an .asc file and opened it with the AD import wizard. However, this only opened the schematic and PCB file...
天水南安 PCB Design
Looking for WinCe useful C# development materials or tutorials
I'm looking for WinCe useful c# development information or tutorials. I'm learning WinCe and developing with c#. I don't know if there are any good books....
shunv424 Embedded System
02_Using Quartus II Timequest Timing Analyzer Constraint Analysis Design.zip
02_Using Quartus II Timequest Timing Analyzer Constraint Analysis Design.zip...
雷北城 FPGA/CPLD
J8J7K5 Simulation Analysis of Switching Power Supply
Using the general circuit analysis software J8J7K5, a real-time circuit simulation model is established while ensuring the accuracy of the analog circuit. Then switching power supply system is simulat...
frozenviolet Power technology
Could you please help me, MCU expert, to see how to program this control circuit using C language? Urgent!!! Waiting online~~
The signal light control circuit is shown in the figure below (in the attachment). Its function is that when different keys are pressed, the light-emitting diodes have different lighting patterns. Pre...
zhangjmxx Programming Basics
What does USB Frame bandwidth mean?
RT...
xdhujj Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2810  2871  2836  282  2166  57  58  6  44  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号