EEWORLDEEWORLDEEWORLD

Part Number

Search

SY89874UMG-TR

Description
Clock Divider/Fanout Buffer 2-OUT 1-IN 1:2 16-Pin QFN EP T/R
File Size935KB,22 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

SY89874UMG-TR Online Shopping

Suppliers Part Number Price MOQ In stock  
SY89874UMG-TR - - View Buy Now

SY89874UMG-TR Overview

Clock Divider/Fanout Buffer 2-OUT 1-IN 1:2 16-Pin QFN EP T/R

SY89874UMG-TR Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesCompliant
ECCN (US)EAR99
Part StatusActive
HTS8542.39.00.01
TypeClock Divider/Fanout Buffer
Fanout1:2
Number of Outputs per Chip2
Maximum Propagation Delay Time @ Maximum CL (ns)0.79@2.375V to 3.63V
Absolute Propagation Delay Time (ns)0.79
Input Logic LevelCML|HSTL|LVDS|LVPECL
Output Logic LevelLVPECL
Minimum Operating Supply Voltage (V)2.375
Typical Operating Supply Voltage (V)2.5|3.3
Maximum Operating Supply Voltage (V)3.63
Maximum Quiescent Current (mA)75
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)85
Supplier Temperature GradeIndustrial
PackagingTape and Reel
Pin Count16
Standard Package NameQFN
Supplier PackageQFN EP
MountingSurface Mount
Package Height0.85(Max)
Package Length3
Package Width3
PCB changed16
Lead ShapeNo Lead
SY89874U
2.5 GHz, Any Differential In-to-LVPECL, Programmable Clock
Divider/Fanout Buffer with Internal Termination
Features
• Integrated Programmable Clock Divider and 1:2
Fanout Buffer
• Guaranteed AC Performance over Temperature
and Voltage:
- >2.5 GHz f
MAX
- <250 ps t
r
/t
f
- <15 ps Within-Device Skew
• Low Jitter Design:
- <10 ps
PP
Total Jitter
- <1 ps
RMS
Cycle-to-Cycle Jitter
• Unique Input Termination and V
T
Pin for
DC-Coupled and AC-Coupled Inputs; CML,
PECL, LVDS, and HSTL
• TTL/CMOS Inputs for Select and Reset
• 100KEP-Compatible LVPECL Outputs
• Parallel Programming Capability
• Programmable Divider Ratios of 1, 2, 4, 8, and 16
• Low-Voltage Operation: 2.5V or 3.3V
• Output Disable Function
• –40°C to +85°C Temperature Range
• Available in 16-Pin (3 mm x 3 mm) QFN Package
General Description
This low-skew, low-jitter device is capable of accepting
a high-speed (e.g., 622 MHz or higher) CML, LVPECL,
LVDS, or HSTL clock input signal and dividing down the
frequency using a programmable divider ratio to create
a frequency-locked, lower speed version of the input
clock. Available divider ratios are 2, 4, 8, and 16, or
straight pass-through. In a typical 622 MHz clock
system this would provide availability of 311 MHz,
155 MHz, 77 MHz, or 38 MHz auxiliary clock
components.
The differential input buffer has a unique internal
termination design that allows access to the
termination network through a V
T
pin. This feature
allows the device to easily interface to different logic
standards. A V
REF-AC
reference is included for
AC-coupled applications.
The /RESET input asynchronously resets the divider. In
the pass-through function (divide by 1) the /RESET
synchronously enables or disables the outputs on the
next falling edge of IN (rising edge of /IN).
Package Type
SY89874U
3 mm x 3 mm QFN-16 (M)
(Top View)
VCC
14
Applications
• SONET/SDH Line Cards
• Transponders
• High-End Multiprocessor Sensors
16
15
13
12
11
10
9
GND
S0
S1
Q0
/Q0
Q1
/Q1
1
2
3
4
5
6
7
8
IN
VT
VREF-AC
/IN
United States Patent No. RE44,134
2018 Microchip Technology Inc.
/RESET
NC
S2
VCC
DS20006108B-page 1
A question about signals and systems
When the player speed increases, the sound becomes higher. This is because the spectrum of the electrical signal becomes wider. But why does the spectrum of the sound become wider? Please give me some...
stream DSP and ARM Processors
I wrote a program code for the CPLD to read and write data as a DSP peripheral. Can an expert tell me if there is any problem?
When CPLD is used as a DSP peripheral, DSP puts the data in the IO space, CPLD reads the data, and controls the peripheral operation program according to the corresponding address and information. I w...
happysee FPGA/CPLD
SensorTile Unboxing
It took about 20 days from application to review and then to receiving the board. During these 20 days, I have been thinking about how to design this set of products. Now I finally got it and started ...
李炳1991 MEMS sensors
MSP430 Program Library Overview
My initial contact with msp430 came from the book "MSP430 Series Microcontroller System Engineering Design and Practice" published by the Machinery Industry Press. I started to participate in electron...
Engin Microcontroller MCU
Generation and elimination of self-excitation
[size=4]Since self-excitation is harmful to the circuit, the conditions for self-excitation should be destroyed during design and production to reduce or eliminate its harm to the circuit. The followi...
fish001 Analogue and Mixed Signal
Showing the process of WEBENCH design + FPGA power supply
FPGA power supply load design...
pleasemissme Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2330  1357  1069  597  304  47  28  22  13  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号