or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1002 Introduction_01.5
Introduction
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2
MachXO Family Data Sheet
Architecture
June 2013
Data Sheet DS1002
Architecture Overview
The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some
devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1,
2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on dif-
ferent Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast mem-
ory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or
FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The MachXO registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is
configured, the device enters into user mode with these registers SET/RESET according to the configuration set-
ting, allowing device entering to a known state for predictable system function.
The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1002
Architecture_01.5
Architecture
MachXO Family Data Sheet
Figure 2-1. Top View of the MachXO1200 Device
1
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
35. What is the function of GEL file? The function of GEL file is basically the same as that of emuinit.cmd, which is used to initialize DSP. But its function is more powerful than that of emuinit. GE...
I am working on a switching power supply recently. It can output normally, but the load regulation rate is relatively high. I guess it is due to unstable feedback (two resistors are used for voltage d...
At present, the traffic congestion in cities is quite serious. According to relevant news reports: In China, the traffic congestion has expanded from megacities such as Beijing, Shanghai, and Guang...[Details]
Google's driverless technology is not only an eye-catching technology, but also a subversion of the car usage model.
Those who have watched anti-terrorism films and TV dramas must have been im...[Details]
1. Introduction
This design was made for participating in an electronic design competition. It effectively solved the problem of the operation and control of an electric car on a seesaw. The s...[Details]
With the advent of increasingly powerful processors, image sensors, memory, and other semiconductor devices, as well as the algorithms that enable them, computer vision can be implemented in a wide...[Details]
The data collector of the automatic weather station is generally designed based on a single-chip microcomputer or a PC/104 bus controller. It has the characteristics of good compatibility with PC, low...[Details]
1. With the development of modern industry and the continuous improvement of automation, some medium and large control systems have been greatly facilitated, which not only makes control easier, bu...[Details]
Overview
As a remote network communication control method with advanced technology, high reliability, complete functions and reasonable cost, CAN-bus has been widely used in various automa...[Details]
1 Introduction
Building Automation System (BAS) is a distributed monitoring system (DCS) designed according to distributed information and control theory. It is the result of the mutual de...[Details]
1 Introduction
With the development of control, computer, communication, network technology, etc., a new control technology, namely fieldbus, has emerged in the field of industrial control...[Details]
The potentiometer is an adjustable electronic component. The main functions of the potentiometer in the circuit are as follows:
1. Used as a voltage divider
A potentiometer is a continuou...[Details]
With the advocacy and implementation of the government's Safe City Plan, the security market has increasingly higher requirements for the clarity of surveillance images. Imagine that after a case o...[Details]
Nippon Electric Works and Volvo Technology Japan have developed a wireless power supply system for electric vehicles (EVs). Using this system, the two companies have successfully conducted an exper...[Details]
Among the many members of the single-chip microcomputer family, the MCS-51 series of single-chip microcomputers has occupied the main market of industrial measurement and control and automation eng...[Details]
From the previous section, we have learned that the timer/counter in the microcontroller can have multiple uses, so how can I make them work for the purpose I need? This requires setting the timer/...[Details]
Capacitance Measurement
Used to verify that capacitors meet the manufacturer's specifications. For quality control, a group of capacitors may be placed in an environmental chamber and the cap...[Details]
Test/Measurement
京公网安备 11010802033920号
EEWORLD
