EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5335D-B05333-GM

Description
4-OUTPUT, ANY FREQUENCY(<200MHZ)
Categorysemiconductor    Analog mixed-signal IC   
File Size2MB,47 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

SI5335D-B05333-GM Online Shopping

Suppliers Part Number Price MOQ In stock  
SI5335D-B05333-GM - - View Buy Now

SI5335D-B05333-GM Overview

4-OUTPUT, ANY FREQUENCY(<200MHZ)

SI5335D-B05333-GM Parametric

Parameter NameAttribute value
Installation typesurface mount
Package/casing24-VFQFN Exposed Pad
Supplier device packaging24-QFN(4x4)
Si5335
W
EB
-C
USTOMIZABLE
, A
NY
- F
REQUENCY
, A
NY
- O
U TP U T
Q
UAD
C
LOCK
G
ENERATOR
/B
U FF E R
Features
Low power MultiSynth™ technology
enables independent, any-frequency
synthesis of four frequencies
Configurable as a clock generator or
clock buffer device
Three independent, user-assignable, pin-
selectable device configurations
Highly-configurable output drivers with
up to four differential outputs, eight
single-ended clock outputs, or a
combination of both
Low phase jitter of 0.7 ps RMS
Flexible input reference:

External

CMOS
crystal: 25 or 27 MHz
input: 10 to 200 MHz

SSTL/HSTL input: 10 to 350 MHz

Differential input: 10 to 350 MHz
1 to 250 MHz
1 to 200 MHz

SSTL/HSTL: 1 to 350 MHz

CMOS:
24
23
22
21
20
19
18
CLK1A
17
CLK1B
16
VDDO1
15
VDDO2
14
CLK2A
13
CLK2B
Wide temperature range: –40 to
+85 °C
XA/CLKIN
1
XB/CLKINB
2
P3
3
GND
4
GND
GND
Pad
Applications
Description
The Si5335 is a highly flexible clock generator capable of synthesizing four completely
non-integer-related frequencies up to 350 MHz. The device has four banks of outputs
with each bank supporting one differential pair or two single-ended outputs. Using
Silicon Laboratories' patented MultiSynth fractional divider technology, all outputs are
guaranteed to have 0 ppm frequency synthesis error regardless of configuration,
enabling the replacement of multiple clock ICs and crystal oscillators with a single
device. The Si5335 supports up to three independent, pin-selectable device
configurations, enabling one device to replace three separate clock generators or
buffer ICs. To ease system design, up to five user-assignable and pin-selectable
control pins are provided, supporting PCIe-compliant spread spectrum control, master
and/or individual output enables, frequency plan selection, and device reset. Two
selectable PLL loop bandwidths support jitter attenuation in applications, such as PCIe
and DSL. Through its flexible ClockBuilder™ (www.silabs.com/ClockBuilder) web
configuration utility, factory-customized, pin-controlled devices are available in two
weeks without minimum order quantity restrictions. Measuring PCIe clock jitter is quick
and easy with the Silicon Labs PCIe Clock Jitter Tool. Download it for free at
www.silabs.com/pcie-learningcenter.
Rev. 1.4 12/15
Copyright © 2015 by Silicon Laboratories
VDDO3
CLK3B
CLK3A
Ethernet switch/router
PCI Express Gen 1/2/3/4
PCIe jitter attenuation
DSL jitter attenuation
Broadcast video/audio timing
Processor and FPGA clocking
MSAN/DSLAM/PON
Fibre Channel, SAN
Telecom line cards
1 GbE and 10 GbE
P5
5
P6
6
7
8
9
10
11
12
VDD
LOS
P1
P2

HCSL:

45
mA (PLL mode)

12 mA (Buffer mode)
CLK0A
CLK0B
VDD
VDDO0

LVPECL/LVDS/CML:
1 to 350 MHz
RSVD_GND
Independently configurable outputs
support any frequency or format:
Independent output voltage per driver:
1.5, 1.8, 2.5, or 3.3 V
Single supply core with excellent
PSRR: 1.8, 2.5, 3.3 V
Up to five user-assignable pin
functions simplify system design:
SSENB (spread spectrum control),
RESET, Master OEB or OEB per pin,
and Frequency plan select
(FS1, FS0)
Loss of signal alarm
PCIe Gen 1/2/3/4 common clock
compliant
PCIe Gen 3 SRNS Compliant
Two selectable loop bandwidth
settings: 1.6 MHz or 475 kHz
Easy to customize with web-based
utility
Small size: 4 x 4 mm, 24-QFN
Low power (core):
Ordering Information:
See page 41.
Pin Assignments
Top View
Si5335
Can Cadence export PCB component coordinates?
Help, can Cadence export PCB component coordinates? If so, how to export it? ? ? :time:...
木犯001号 PCB Design
Be careful when using Microsoft wireless keyboards
[align=left][color=rgb(67, 67, 67)][font=Arial, 宋体, Verdana, sans-serif]I saw an article online: "Beware of hackers targeting you when using Microsoft wireless keyboards"[/font][/color][/align][align=...
dcexpert Microchip MCU
I'm begging for the design program and paper of 51 single-chip bus stop announcement system
I am very grateful here:handshake :handshake :handshake :handshake...
cp1987916 51mcu
About 430 serial port interruption
I am new to 430 serial port, and I have the following questions:  1. I don't know in which case a receive interrupt is generated, and the book doesn't clearly say whether an interrupt is generated whe...
bingxue668 Microcontroller MCU
How to use the simulator to debug compiled applications in evc3.0
I have just started to use evc and don't know how to use the simulator to debug the application. The following information is the picture I got after pressing Ctrl+F5. I hope you can help me introduce...
navyin Embedded System
LPC1343 development board is for sale... (if you are interested, you can take a look)
If anyone is interested in LPC development board, I can sell it or exchange it. . . . . . . ....
shilaike Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 587  203  1037  996  1256  12  5  21  26  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号