IDT71V546S133PF datasheet, PDF

Datasheet> All Categories > IDT71V546S133PF

Preview

IDT71V546S133PF: Description128K x 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Pipelined Outputs; File Size184KB，21 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Compare View All

IDT71V546S133PF Overview

128K x 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Pipelined Outputs

Preview

Download Datasheet

View All

128K x 36, 3.3V Synchronous

IDT71V546S/XS

SRAM with ZBT™ Feature,

™

Burst Counter and Pipelined Outputs

Features

128K x 36 memory configuration, pipelined outputs

Supports high performance system speed - 133 MHz

(4.2 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized registered outputs eliminate the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

Single 3.3V power supply (±5%)

Packaged in a JEDEC standard 100-pin TQFP package

clock cycle, and two cycles later its associated data cycle occurs, be it

read or write.

The IDT71V546 contains data I/O, address and control signal regis-

ters. Output enable is the only asynchronous signal and can be used to

disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V546 to be

suspended as long as necessary. All synchronous inputs are ignored

when

CEN

is high and the internal device registers will hold their previous

values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three is not active

when ADV/LD is low, no new memory operation can be initiated and any

burst that was in progress is stopped. However, any pending data

transfers (reads or writes) will be completed. The data bus will tri-state two

cycles after the chip is deselected or a write initiated.

The IDT71V546 has an on-chip burst counter. In the burst mode, the

IDT71V546 can provide four cycles of data for a single address presented

to the SRAM. The order of the burst sequence is defined by the

LBO

input

pin. The

LBO

pin selects between linear and interleaved burst sequence.

The ADV/LD signal is used to load a new external address (ADV/LD =

LOW) or increment the internal burst counter (ADV/LD = HIGH).

The IDT71V546 SRAM utilizes IDT's high-performance, high-volume

3.3V CMOS process, and is packaged in a JEDEC standard 14mm x

20mm 100- pin thin plastic quad flatpack (TQFP) for high board density.

◆

Description

The IDT71V546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit)

synchronous SRAM organized as 128K x 36 bits. It is designed to

eliminate dead bus cycles when turning the bus around between reads

and writes, or writes and reads. Thus it has been given the name ZBT

or Zero Bus Turn-around.

Address and control signals are applied to the SRAM during one

Pin Description Summary

- A

, CE

R/W

CEN

CLK

ADV/LD

LBO

I/O

- I/O

, I/O

- I/O

Address Inputs

Three Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance Burst Address / Load New Address

Linear / Interleaved Burst Order

Data Input/Output

3.3V Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

Static

3821 tbl 01

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc.

OCTOBER 2008

DSC-3821/05

IDT71V546S133PF Related Products

	IDT71V546S133PF	IDT71V546	IDT71V546S100PF	IDT71V546S100PFI	IDT71V546S117PF	IDT71V546S117PFI	IDT71V546S133PFI
Description	128K x 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Pipelined Outputs	128K x 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Pipelined Outputs	128K x 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Pipelined Outputs	128K x 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Pipelined Outputs	128K x 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Pipelined Outputs	128K x 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Pipelined Outputs	128K x 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Pipelined Outputs

Recommended Resources

Transimpedance amplifier circuit diagram design

Wiring method for changing three-phase motor to single-phase operation_2

Wiring circuit diagram of displacement sensor using magnetoresistive element

555 nose touching game circuit

Grid voltage fault protection indication circuit

Computer motherboard circuit diagram 820 2_01

The voltage of adc12 pin is always 3.95v, and the reference voltage is 3.3v. What is the problem?: The LED can display the voltage of the pin, but when the collected voltage value is changed, the pin voltage is always 3.95V....; zhujin1987 Microcontroller MCU

Device adding problem!: I was working on the touch screen low-level driver recently and encountered a problem. When using iosDevAdd to add it to the system! The name is garbled ~ I don’t know where the mistake is! Here is my...; xiaokan2007 Embedded System

How to solve this?: I am planning to make a menu program on 12864. When compiling with Keil, I don't know why there are many "recursive call warnings". However, I checked and there is no recursive call! As shown in the f...; ena 51mcu

MAX32630 development tools (including IAR, ARM MDK and SDK source code): After installation, you can find the library function files of the MAX32630 underlying peripheral drivers and the test source code of chip resources, such as GPIO, I2C, UART, I2S, TIMER, etc. in the i...; Justice_Gao DIY/Open Source Hardware

Please advise on the VHDL 7-segment LED decoding output glitch related issues: I would like to ask an expert for help: I used Quartus to simulate a 7-segment LED decoder. The functional simulation output is normal, but the timing simulation output has many glitches. I haven't fo...; ksqnhm FPGA/CPLD

Understanding the Internet of Things: Recently, a hot technology has been appearing in various high-tech exhibitions and in many industries. It is the Internet of Things. As an important application support for the construction of smart c...; sosino Talking about work

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components