EEWORLDEEWORLDEEWORLD

Part Number

Search

BB3-03TF

Description
TOP COVER-MFGR
Categoryunclassified   
File Size805KB,1 Pages
ManufacturerEaton
Environmental Compliance
Download Datasheet View All

BB3-03TF Online Shopping

Suppliers Part Number Price MOQ In stock  
BB3-03TF - - View Buy Now

BB3-03TF Overview

TOP COVER-MFGR

Terminal Blocks - Single Row
All Series Marking Options
Single Row Terminal Blocks
Marking Options & Accessories
Standard Marking
Markings are applied directly to the sides of Series 1000, 2000, 3000,
4000, and 5000. Standard characters are white and 1/8” high. Factory
may substitute 3/32” high characters.
Standard
marking
this side
Terminal Blocks:
Single Row
Blocks to be marked on both sides require a different code for
each side. Example: “L1” on one side of the block requires “L2”
on the other side to ensure common terminal marking. Specify by
adding suffix to part number.
EuroMag Series
1
3
L1
Upright Numerals
Left to Right
L2
Upright Numerals
Right to Left
L3
Left Lying Numerals
Left to Right
L4
Right Lying Numerals
Right to Left
L5
Upside-Down Numerals
Right to Left
L6
Upside-Down Numerals
Left to Right
Special Marking
Special markings are available upon request at an additional charge
for preparation. Production charges for setup, handling and marking
are the same as for standard marking and the same quantity
discounts apply. Consult factory for price and delivery.
Z
%
A
¤
RE
BL D
BL K
U
%
#
…
Closed Barrier Terminal Block Marking Options
for (CB1000, CB2000 and CB3000)
L1 & LT1 = Upright numerals, numbered from left to right
L2 & LT2 = Upright numerals, numbered from right to left
L3 = Left lying numerals, numbered from left to right
L4 = Right lying numerals, numbered from right to left
L5 & LT5 = Upside down numerals, numbered from right to left
L6 & LT6 = Upside down numerals, numbered from left to right
Options LT1 - LT6
Top Marking
For high visibility in tight packages.
6
5
4
3
2
1
8
7
8
7
6
5
4
3
2
1
Marker Strips
Black marker strips with white numerals mount beneath the terminal
blocks to clearly identify terminal and wire positions. Available with
forward or reverse markings, top or bottom of strip. If special
markings are required, submit a drawing.
1
1
2
2
3
3
4
4
1
1
2
2
3
3
4
4
4
4
3
3
2
2
1
1
4
4
3
3
Options L1 - L6
Regular Marking
2
2
Bottom Forward -
BF
Top Forward -
TF
Bottom Reverse -
BR
Top Reverse -
TR
M
n
n
S
n
Series
MS1
- 1000 Series
MS2
- 2000 Series
MS3
- 3000 Series
Base
n
nn
Poles
02
to
36
nn
Marking
1
- mount end, feed thru
2
- barrier end, feed thru
3
- mount end, insulator tubes
4
- barrier end, insulator tubes
5
- mount end, non feed-thru
BF
- bottom forward
TF
- top forward
BR
- bottom reverse
TR
- top reverse
For additional product information, visit
www.eaton.com/connectors
3
1
3
2
2
2
2
2
1
3
3
1
1
3
2
1
Edge Connectors,
One-Sided Boards
Compliance
References
1
1
25
【Project source code】Two-person buzzer based on FPGA
Function: Two contestants participate in the competition, each has 10 seconds. If no one answers within 10 seconds, a warning sound will be issued, which will last for three seconds. After one of them...
小梅哥 FPGA/CPLD
How to configure the LCD to display normally in Active Halt Mode
How to configure the LCD to display in Active halt mode,CLK_LSICmd(ENABLE);CLK_RTCClockConfig (CLK_RTCCLKSource_LSI, CLK_RTCCLKDiv_1);CLK_PeripheralClockConfig (CLK_Peripheral_RTC, ENABLE);The others ...
huyanlong stm32/stm8
Keyboard cable definition
An IBM keyboard, the connecting wire is unsoldered, the corresponding D+, D-, V, G four pins, the connecting wire colors are red, blue, white, green, I don't know how to correspond, I have tried green...
webnoise Embedded System
edm.exe Is this a configuration problem? Check it out
I just learned how to develop WinCE programs using C# in VS2005. I connected my WinCE device to my PC using ActiveSync and created a simple form. When I ran it, an error message popped up on the CE de...
13692816588 Embedded System
About the multiplication and addition of fixed-point numbers
I have been learning Verilog for a while, and there is a problem that bothers me. I know that Verilog can only process data of 0 and 1 , but I always want to convert them into decimal numbers in my mi...
eeleader-mcu FPGA/CPLD
Comparison of the internal structures of TI's three major series of DSPs
1. IntroductionThere are two interpretations of DSP: one is Digital Signal Processor, also known as digital signal chip; the other is Digital Signal Processing. The DSP we are talking about refers to ...
灞波儿奔 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 514  2346  1341  2444  2287  11  48  28  50  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号