EEWORLDEEWORLDEEWORLD

Part Number

Search

IPC0164

Description
DFN-8 TO DIP-12 SMT ADAPTER (0.4
CategoryDevelopment board/suite/development tools   
File Size36KB,2 Pages
ManufacturerChip Quik
Download Datasheet Parametric View All

IPC0164 Online Shopping

Suppliers Part Number Price MOQ In stock  
IPC0164 - - View Buy Now

IPC0164 Overview

DFN-8 TO DIP-12 SMT ADAPTER (0.4

IPC0164 Parametric

Parameter NameAttribute value
Prototype board typeSMD to DIP
Accepted packagesDFN
Number of pins8
spacing0.018"(0.45mm)
Board thickness0.063"(1.60mm)
MaterialFR4 epoxy glass
size/dimensions1.000" long x 0.600" wide (25.40mm x 15.24mm)
IPC0164
Datasheet revision 1.0
www.Proto-Advantage.com
DFN-8 to DIP-12 SMT Adapter (0.45 mm pitch, 2 x 3 mm body)
DIMENSIONS
REF.
A
B
C
B2
C2
D
D2
E
F
G
H
MIN.
mm
TYP.
2.10
0.70
0.25
1.65
1.35
0.20
0.225
0.45
MAX.
MIN.
inches
TYP.
MAX.
0.600
0.100
0.025
Top View (SMT Footprint)
A
B
C
E
D
C2
B2
D2
(Representative drawing only - not to scale)
1
© 2015 Proto Advantage
MSP430 Program Package
[i=s] This post was last edited by paulhyde on 2014-9-15 03:34 [/i] MSP430 Program Package...
w123b456 Electronics Design Contest
Group purchase of TI Bluetooth debugger, EE forum friends buy at a discount~~
[font=微软雅黑][size=5]I saw this post: [url=https://bbs.eeworld.com.cn/thread-417356-1-1.html]https://bbs.eeworld.com.cn/thread-417356-1-1.html[/url] Group purchase price: 80 yuan, not including shipping...
soso Wireless Connectivity
[Transfer] Super Strategy for PCB Layout Design
Content introduction: Double-sided board wiring skills Basic similarities and differences between analog and digital wiring Parasitic components are most harmful when they are used Wiring skills used ...
lixiaohai8211 PCB Design
Touchscreen Technology
Touchscreen Technology...
jlatzjy Embedded System
Smart Home Finished Products
Is this smart home product available now? How much does one set cost?...
tianmahua DIY/Open Source Hardware
How do I design a circuit with such input and output?
1. There are signals in and out, and there may be a clk. When in changes from low level to high level, out should output high level immediately. No matter how in pin changes, out should not change. Ho...
littleshrimp FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1094  135  676  2328  634  23  3  14  47  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号