EEWORLDEEWORLDEEWORLD

Part Number

Search

CLP-135-02-G-D-K-TR

Description
.050" X .050
CategoryThe connector    The connector   
File Size810KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

CLP-135-02-G-D-K-TR Online Shopping

Suppliers Part Number Price MOQ In stock  
CLP-135-02-G-D-K-TR - - View Buy Now

CLP-135-02-G-D-K-TR Overview

.050" X .050

CLP-135-02-G-D-K-TR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSAMTEC
package instructionROHS COMPLIANT
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time2 weeks
Samacsys Description70 Position Connector Header, Center Strip Contacts Surface Mount
Other featuresE.L.P., LOW PROFILE, TIGER CLAW
body width0.12 inch
subject depth0.09 inch
body length1.767 inch
Body/casing typeSOCKET
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedGold (Au) - with Nickel (Ni) barrier
Contact point genderFEMALE
Contact materialNOT SPECIFIED
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleSQ PIN-SKT
DIN complianceNO
Durability100 Cycles
Filter functionNO
IEC complianceNO
maximum insertion force1.112 N
Insulator colorBLACK
insulator materialLIQUID CRYSTAL POLYMER (LCP)
JESD-609 codee4
MIL complianceNO
Plug contact pitch0.05 inch
Match contact row spacing0.05 inch
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing3.7338 mm
Plating thickness10u inch
Rated current (signal)1.8 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length
Terminal pitch1.27 mm
Termination typeSURFACE MOUNT
Total number of contacts70
Evacuation force-minimum value.556 N
F-218 (Rev 14DEC17)
CLP–115–02–L–D
CLP–107–02–F–D–P
10 YEAR MFG
WITH 30 µ" GOLD
EXTENDED LIFE
PRODUCT
HIGH MATING
CYCLES
CLP–130–02–L–D
CLP–116–02–F–DH
(1.27 mm) .050"
CLP SERIES
LOW-PROFILE DUAL WIPE SOCKET
SPECIFICATIONS
For complete specifications and
recommended PCB layouts
see www.samtec.com?CLP
Insulator Material:
Black Liquid Crystal Polymer
Contact Material:
Phosphor Bronze
Plating:
Sn or Au over
50 µ" (1.27 µm) Ni
Current Rating (CLP/FTSH):
3.4 A per pin
(2 pins powered)
Voltage Rating:
280 VAC/395 VDC
Operating Temp Range:
-55 °C to +125 °C
Insertion Depth:
Top Entry = (1.40 mm) .055"
minimum, Bottom Entry =
(2.41 mm) .095" minimum
plus board thickness
DH Entry = (2.31 mm) .091"
to (2.67 mm) .105"
Normal Force:
60 grams (0.59 N) average
Max Cycles:
100 with 10 µ" (0.25 µm) Au
RoHS Compliant:
Yes
Mates with:
FTSH, FTS, FW
High-reliability
Tiger Claw
contacts
(1.27 mm x 1.27 mm)
.050" x .050"
micro pitch
APPLICATIONS
CLP
FTSH
Low-profile
(2.21 mm)
.087"
HORIZONTAL
Surface
mount
PASS-THRU
Suitable for pass-through
applications
CLP
1
NO. PINS
PER ROW
02
PLATING
OPTION
ROW
OPTION
OTHER
OPTION
PROCESSING
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
(0.10 mm) .004" max (02-35)
(0.15 mm) .006" max (36-50)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
02 thru 50
= Gold flash on
contact, Matte
Tin on tail
–F
–L
= Double
Row
–D
RECOGNITIONS
For complete scope of
recognitions see
www.samtec.com/quality
FILE NO. E111594
= 10 µ" (0.25 µm)
Gold on contact,
Matte Tin on tail
No. of Positions
x (1.27) .050 + (0.43) .017
100
(1.27)
.050
(0.41)
.016
= 10 µ" (0.25 µm)
Gold
(–D only)
(4.32)
.170
–G
= Double
Horizontal
(Requires
FTSH–01
and
FTSH–04
lead styles)
– DH
= Bottom Entry
(Required for bottom entry
applications)
–BE
–A
= Alignment Pin
(Not available with –PA option)
(05, 06, 07, 08, 10, 12, 15,
20, 25, 30, 40 positions only)
(–DH option and other sizes.
Contact Samtec.)
02
(4.57) (3.05)
.180 .120
ALSO AVAILABLE
(MOQ Required)
• Single row
• Other platings
Contact Samtec.
(3.43)
.135
99
01
(6.35)
.250
x
(3.18)
.125
(2.54)
.100
= (4.00 mm) .157" DIA
Polyimide film Pick & Place Pad
(5 positions min.)
–K
–P
(1.27)
.050
(2.29)
.090
–P OPTION
= Pick & Place Pad
(5 positions min. –D only)
(Not always necessary
for auto placement.
See Flex Processing.)
–DH
–D
(1.40)
.055
(8.25)
.325
(3.07)
.121
(0.89)
.035 DIA
(7.00)
.275
–PA OPTION
A
PIN/ROW
Note:
Some sizes, styles and
options are non-standard,
non-returnable.
04-15
16-50
A
(3.56) .140
(7.11) .280
If odd pins/row, alignment
pins are on middle position
on centerline of the part.
If even pins/row, then
alignment pins are between
middle two positions.
= Pick & Place Pad
with Alignment Pin
(–D only)
(Not Available with –A option)
–PA
= Tape & Reel
– TR
Due to technical progress, all designs, specifications and components are subject to change without notice.
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
Ask about the hardware problem of using integrated balun in cc2530
Recently I used an integrated balun in cc2530. Originally I wanted to save some trouble by not using separate components and make it easier to replace them in the future. However, after using it and m...
we56247678 RF/Wirelessly
Simple function demonstration video
[media=x,500,375]http://www.tudou.com/programs/view/0RLwpuRQq64[/media] AM335X internship training PDF which talks about the performance of AM335X and some examples of application test [[i] This post ...
PENGSHIFANG DSP and ARM Processors
Analysis of Linux Kernel IP Queue Mechanism (Part 3) - Analysis of ip_queue Kernel Module
Preface This article and three others will analyze the IP Queue mechanism from user-mode applications to kernel-mode module programming. The titles of the three articles are: Analysis of the Linux Ker...
fish001 Linux and Android
Why does the transistor loss in the OCL circuit increase with increasing frequency?
The circuit is shown in the figure. The front-stage transistors of the OCL circuit are: NPN-PBSS8110Y, PNP-PBSS9110Y. The models of the rear-stage transistors are: NPN-NSS1C301ET4G, PNP-NSS1C300ET4G. ...
咖啡不加冰 Analog electronics
[Ask] SuperIO watchdog issue
I am working on the software side of a hardware project and now I have a problem that I would like to ask for a solution. A motherboard is connected to an MCU, which controls the voltage regulation or...
fengboning Embedded System
DCDC ripple experiment
Notes on using an oscilloscope to test rippleMeasure using the AC coupling mode of the oscilloscopeBecause the oscilloscope head cover is easy to introduce noise, the probe head cover must be removed ...
灞波儿奔 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2114  2667  2356  768  2169  43  54  48  16  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号