XC6111D536 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > XC6111D536

Preview

XC6111D536: DescriptionCMOS Voltage Detector; File Size525KB，26 Pages; ManufacturerTOREX; Websitehttp://www.torex.co.jp/chinese/

Download Datasheet View All

XC6111D536 Overview

CMOS Voltage Detector

Preview

Download Datasheet

View All

Preliminary

◆CMOS

Voltage Detector

◆Manual

Reset Input

◆Watchdog

Functions

◆Built-in

Delay Circuit

◆Detect

Voltage Range: 1.6~5.0V, ± 2%

◆Reset

Function is Selectable

DFL

(Low When Detected)

DFH

(High When Detected)

■APPLICATIONS

●Microprocessor

reset circuits

●Memory

battery backup circuits

●System

power-on reset circuits

●Power

failure detection

■GENERAL

DESCRIPTION

■FEATURES

Detect Voltage Range

Hysteresis Range

: 1.6V ~ 5.0V, +2%

(100mV increments)

: V

x 5%, TYP.

(XC6101~XC6107)

x 0.1%, TYP.

(XC6111~XC6117)

: 1.0V ~ 6.0V

The XC6101~XC6107, XC6111~XC6117 series are

groups of high-precision, low current consumption voltage

detectors with manual reset input function and watchdog

functions incorporating CMOS process technology. The

series consist of a reference voltage source, delay circuit,

comparator, and output driver.

With the built-in delay circuit, the XC6101 ~ XC6107,

XC6111 ~ XC6117 series’ ICs do not require any external

components to output signals with release delay time.

Moreover, with the manual reset function, reset can be

asserted at any time. The ICs produce two types of

output; V

DFL

(low when detected) and V

DFH

(high when

detected).

With the XC6101 ~ XC6105, XC6111 ~ XC6115 series’

ICs, the WD pin can be left open if the watchdog function

is not used.

Whenever the watchdog pin is opened, the internal

counter clears before the watchdog timeout occurs.

Since the manual reset pin is internally pulled up to the V

pin voltage level, the ICs can be used with the manual

reset pin left unconnected if the pin is unused.

The detect voltages are internally fixed 1.6V ~ 5.0V in

increments of 100mV, using laser trimming technology.

Six watchdog timeout period settings are available in a

range from 6.25msec to 1.6sec.

Seven release delay time 1 are available in a range from

3.13msec to 1.6sec.

Operating Voltage Range

Detect Voltage Temperature

Characteristics

: +100ppm/

C (TYP.)

Output Configuration

: N-channel open drain,

CMOS

Watchdog Pin

: Watchdog input

If watchdog input maintains

‘H’ or ‘L’ within the watchdog

timeout period, a reset signal

is output to the RESET

output pin

Manual Reset Pin

: When driven ‘H’ to ‘L’ level

signal, the MRB pin voltage

asserts forced reset on the

output pin.

Release Delay Time

: 1.6sec, 400msec, 200msec,

100msec, 50msec, 25msec,

3.13msec (TYP.) can be

selectable.

Watchdog Timeout Period

: 1.6sec, 400msec, 200msec,

100msec, 50msec,

6.25msec (TYP.) can be

selectable.

■TYPICAL

APPLICATION CIRCUIT

■TYPICAL

PERFORMANCE

CHARACTERISTICS

●Supply

Current vs. Input Voltage

XC61X1~XC61X5 (2.7V)

Supply Current:

ISS (µA)

Input Voltage:

VIN (V)

Ta=-40

℃

Ta=25

℃

Ta=85

℃

* Not necessary with CMOS output products.

* ‘x’ represents both ‘0’ and ‘1’. (ex. XC61x1⇒XC6101 and XC6111)

XC6101_07_XC6111_17 ETR0207_009

1/26

Recommended Resources

Wideband ALC amplifier with 50MHz-3dB wideband, 20dB compression characteristics

Cordless telephone power-on encoding and decoding circuit diagram

Charge compensation sample and hold circuit circuit diagram

Practical regulated power supply circuit diagram outputting 1A, 12V

Tone and volume adjusters for stereo equipment

Regulated power supply with intermediate values

Experts’ understanding of analog circuits: A talented person’s understanding of analog circuits. I benefited a lot from reading it. Let’s share it with you!...; injector Automotive Electronics

Design papers related to zigbee technology: [color=#333333][font=新宋体][size=2]ZigBee is a new wireless communication technology that can meet the requirements of low power consumption, low complexity and low cost. Here are some design papers bas...; juice58 Download Centre

Clock Enable Circuit Design: The clock enable circuit is an important basic circuit for synchronous design. In many designs, although the processing speeds of different internal modules are different, since these clocks are of th...; eeleader FPGA/CPLD

Feedforward multi-carrier old technology: [b]To elaborate: [/b] [align=left][color=rgb(0, 0, 0)][font=宋体][size=3][font=宋体]The basic principle of feedforward is to obtain the waveform of the nonlinear product by comparing the input and output ...; btty038 RF/Wirelessly

【Smart Network Desk Lamp】10. Esp32-S2 driver UART: [i=s]This post was last edited by hehung on 2022-10-12 22:10[/i]Past Sharing [2022 Digi-Key Innovation Design Competition] Latest unboxing post[2022 Digi-Key Innovation Design Competition] 1. ESP32-S2...; hehung DigiKey Technology Zone

How to check for memory leaks? Based on wince 4.2 and EVC4.0+sp2! Waiting online! Help with diagnosis: After the program ran for half an hour, it became slower and slower! The system crashed. The hardware platform is pc104, the memory is 128M, and the main frequency is 233MHz. My program needs to run f...; t2yaote Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components