EEWORLDEEWORLDEEWORLD

Part Number

Search

P1012NXE2FFB

Description
IC MPU Q OR IQ 800MHZ 689TEBGA
Categorysemiconductor    The embedded processor and controller   
File Size316KB,3 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric View All

P1012NXE2FFB Online Shopping

Suppliers Part Number Price MOQ In stock  
P1012NXE2FFB - - View Buy Now

P1012NXE2FFB Overview

IC MPU Q OR IQ 800MHZ 689TEBGA

P1012NXE2FFB Parametric

Parameter NameAttribute value
core processorPowerPC e500v2
Number of cores/bus width1 코어, 32 bits
speed800MHz
Coprocessor/DSPCommunications; QUICC Engine, Security; SEC 3.3
RAM controllerDDR2,DDR3
graphics accelerationnone
display and interface controller-
Ethernet10/100/1000 Mbps(3)
SATA-
USBUSB 2.0 + PHY(2)
Voltage - I/O-
Operating temperature-40°C ~ 105°C(TA)
security featurescryptography, random number generator
Package/casing689-BBGA exposed pad
Supplier device packaging689-TEPBGA II(31x31)
Additional interfaceDUART,I²C,MMC/SD,SPI
TM
Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t
he Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony
are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack,
ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a Package, Processor Expert, QorIQ
Qonverge, Qorivva, QUICC Engine, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks
of Freescale Semiconductor, Inc. All other product or service names are the property
of their respective owners. © 2011 Freescale Semiconductor, Inc.
How to make Acticesync support UDP?
I am making a GPS vehicle terminal. With Acticesync, I can debug in single step. Unfortunately, I can only debug TCP protocol. I can't debug UDP because I heard that Acticesync doesn't support it. I w...
lc258 Embedded System
About transfer function
Recently, I was reading about circuit principle analysis. Regarding the transfer function, I introduced an exponential sine wave excitation to analyze the steady-state response, and finally introduced...
15272693963 Integrated technical exchanges
Learn FPGA from Teacher Xia (1) Why Verilog can support large-scale design
[flash]http://www.tudou.com/v/sYYYpxggFX0/v.swf[/flash]...
soso FPGA/CPLD
What is special about low power mode LPM1
This is a common table of LPM mode. In this table, SCG0 is 1 in LPM1 mode. It is generally believed that SCG0 uses DCO off, so simply speaking, DCO is turned off in LPM1 mode. But is it really turned ...
wstt Microcontroller MCU
100 points TCPMP interface question again
I checked the relevant TCPMP information on eeworld and found that now I can only hide or move the things on the original interface. I would like to ask the following two questions: 1. If we just modi...
renguoquan Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 159  82  311  2481  1089  4  2  7  50  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号