XC6101C021 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > XC6101C021

Preview

XC6101C021: DescriptionCMOS Voltage Detector; File Size525KB，26 Pages; ManufacturerTOREX; Websitehttp://www.torex.co.jp/chinese/

Download Datasheet View All

XC6101C021 Overview

CMOS Voltage Detector

Preview

Download Datasheet

View All

Preliminary

◆CMOS

Voltage Detector

◆Manual

Reset Input

◆Watchdog

Functions

◆Built-in

Delay Circuit

◆Detect

Voltage Range: 1.6~5.0V, ± 2%

◆Reset

Function is Selectable

DFL

(Low When Detected)

DFH

(High When Detected)

■APPLICATIONS

●Microprocessor

reset circuits

●Memory

battery backup circuits

●System

power-on reset circuits

●Power

failure detection

■GENERAL

DESCRIPTION

■FEATURES

Detect Voltage Range

Hysteresis Range

: 1.6V ~ 5.0V, +2%

(100mV increments)

: V

x 5%, TYP.

(XC6101~XC6107)

x 0.1%, TYP.

(XC6111~XC6117)

: 1.0V ~ 6.0V

The XC6101~XC6107, XC6111~XC6117 series are

groups of high-precision, low current consumption voltage

detectors with manual reset input function and watchdog

functions incorporating CMOS process technology. The

series consist of a reference voltage source, delay circuit,

comparator, and output driver.

With the built-in delay circuit, the XC6101 ~ XC6107,

XC6111 ~ XC6117 series’ ICs do not require any external

components to output signals with release delay time.

Moreover, with the manual reset function, reset can be

asserted at any time. The ICs produce two types of

output; V

DFL

(low when detected) and V

DFH

(high when

detected).

With the XC6101 ~ XC6105, XC6111 ~ XC6115 series’

ICs, the WD pin can be left open if the watchdog function

is not used.

Whenever the watchdog pin is opened, the internal

counter clears before the watchdog timeout occurs.

Since the manual reset pin is internally pulled up to the V

pin voltage level, the ICs can be used with the manual

reset pin left unconnected if the pin is unused.

The detect voltages are internally fixed 1.6V ~ 5.0V in

increments of 100mV, using laser trimming technology.

Six watchdog timeout period settings are available in a

range from 6.25msec to 1.6sec.

Seven release delay time 1 are available in a range from

3.13msec to 1.6sec.

Operating Voltage Range

Detect Voltage Temperature

Characteristics

: +100ppm/

C (TYP.)

Output Configuration

: N-channel open drain,

CMOS

Watchdog Pin

: Watchdog input

If watchdog input maintains

‘H’ or ‘L’ within the watchdog

timeout period, a reset signal

is output to the RESET

output pin

Manual Reset Pin

: When driven ‘H’ to ‘L’ level

signal, the MRB pin voltage

asserts forced reset on the

output pin.

Release Delay Time

: 1.6sec, 400msec, 200msec,

100msec, 50msec, 25msec,

3.13msec (TYP.) can be

selectable.

Watchdog Timeout Period

: 1.6sec, 400msec, 200msec,

100msec, 50msec,

6.25msec (TYP.) can be

selectable.

■TYPICAL

APPLICATION CIRCUIT

■TYPICAL

PERFORMANCE

CHARACTERISTICS

●Supply

Current vs. Input Voltage

XC61X1~XC61X5 (2.7V)

Supply Current:

ISS (µA)

Input Voltage:

VIN (V)

Ta=-40

℃

Ta=25

℃

Ta=85

℃

* Not necessary with CMOS output products.

* ‘x’ represents both ‘0’ and ‘1’. (ex. XC61x1⇒XC6101 and XC6111)

XC6101_07_XC6111_17 ETR0207_009

1/26

Recommended Resources

Lighting delay circuit using transistors Part 2

AC voltage stabilizing circuit (3)

Use high-pass filter to remove bias voltage circuit diagram

Multi-language dot matrix display chip circuit

High stability integrated regulated power supply composed of CW137 Part 2

Astable circuit with adjustable pulse width

mini2440 300 output: As shown in the figure: And accessories:A serial cable (connected, works), two USB cables, a parallel cable, a parallel port emulator, and the 2.54mm to 2mm board are gone.128M FLASH + 64M SDRAM (comp...; 523335234 Buy&Sell

About the problem of ormon simulating plc and vb communication: Hey guys, I want to simulate a plc in a computer, run the plc program, and write a vb program in this computer to communicate with it. I don't know how to achieve it. Can you give me a good idea? Than...; len524 Embedded System

PCIe switching, what the hell? Dell PowerEdge FX2 platform uses PCIE switching: Reposted from [url]http://mp.weixin.qq.com/s?__biz=MzAwNzU3NzQ0MA==&mid=403102508&idx=1&sn=3f2038892fae5957606df8c6fdb4e11f&3rd=MzA3MDU4NTYzMw==&scene=6#rd[/url] [b][color=inherit][font=inherit][size=...; 白丁 FPGA/CPLD

How to enable PWM function on PIC16F1827 and output on RA3: Can the following code enable PWM? I tried but it doesn't work void initPWM() { INTCON = 0x00; //Disable general interrupt and external interrupt TRISA=0xFF; //ADD BY CHEN PR2 = 0xff; //Write to PR2 r...; and01 Microchip MCU

EEWORLD University Hall--Understand the development history of smart home in one minute (video): Learn about the development history of smart home in one minute (video) : https://training.eeworld.com.cn/course/5794In daily life, we often hear the term " smart home ". Not only that, more and more ...; 成都亿佰特 RF/Wirelessly

Interrupt vector definition please explain: As shown in the figure, it is defined in the G2 series header file of CCS5.2 that TIMER0_A0_VECTOR and TIMERA0_VECTOR are equivalent. TIMER0_A0_VECTOR, why is this answer to this question wrong?...; mesada Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components