EEWORLDEEWORLDEEWORLD

Part Number

Search

531QA1384M00DG

Description
CMOS/TTL Output Clock Oscillator, 1384MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531QA1384M00DG Overview

CMOS/TTL Output Clock Oscillator, 1384MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QA1384M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1384 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Realization of medical monitoring system based on infrared technology
In hospitals, monitoring systems are essential for better care of patients or for medical observation and research. Most hospitals now use television systems and low-light monitoring systems, which ha...
dtcxn Medical Electronics
MSP430 IIC communication
#includemsp430f149.h#define OP_READ 0xa1//器件地址读 #define OP_WRITE 0xa0//器件地址写 #define uchar unsigned char #define uint unsigned int #define SDA_OUT P1DIR |= BIT3 #define SDA_IN P1DIR = ~BIT3 #define SC...
火辣西米秀 Microcontroller MCU
The role of parallel resistance on the capacitor of the integration circuit
I saw in the book (The Art of Electronics) "If the residual drift of the integrator is still too large for a given application, it may be necessary to put a large resistor R2 across C to provide dc fe...
PCB板 Analog electronics
Award-winning live broadcast: ON Semiconductor's advanced packaging and driver technologies help silicon carbide energy applications in progress
Award-winning live broadcast: ON Semiconductor's advanced packaging and driver technologies help silicon carbide energy applications in progressClick here to enter the live broadcastLive broadcast tim...
EEWORLD社区 Power technology
AD conversion interruption problem of MSP430F149
During hardware simulation, after the interrupt flag ADC12IFG is set, the interrupt subroutine is entered. However, whether reading ADC12MEM or resetting by software, such as directly ADC12IFG&=0x00;,...
bbslb Microcontroller MCU
[DLP course recommendation] no zuo no die, Xiaozuo DLP
[i=s]This post was last edited by ljj3166 on 2016-8-26 15:41[/i] Personally, I feel that DLP technology is not a very new technology. It is just that it has been monopolized by some companies for so m...
ljj3166 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 194  486  1122  2171  1432  4  10  23  44  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号