EEWORLDEEWORLDEEWORLD

Part Number

Search

XC3S100E-5FT256GI

Description
FPGA, 240 CLBS, 100000 GATES, 572 MHz, PQFP100
Categorysemiconductor    Programmable logic devices   
File Size3MB,231 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XC3S100E-5FT256GI Overview

FPGA, 240 CLBS, 100000 GATES, 572 MHz, PQFP100

XC3S100E-5FT256GI Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals100
Maximum supply/operating voltage1.26 V
Minimum supply/operating voltage1.14 V
Rated supply voltage1.2 V
Processing package description16 × 16 MM, 1.20 MM HEIGHT, 0.50 MM PITCH, VQFP-100
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeFLATPACK, THIN PROFILE, FINE PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.5000 mm
terminal coatingtin lead
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
organize240 CLBS, 100,000 doors
Maximum FCLK clock frequency572 MHz
Number of configurable logic modules240
Programmable logic typeFIELD PROGRAMMABLE GATE array
Number of equivalent gate circuits100000
The maximum delay of a CLB module0.7600 ns
0
R
Spartan-3E FPGA Family:
Complete Data Sheet
0
0
DS312 November 9, 2006
Product Specification
Module 1:
Introduction and Ordering Information
DS312-1 (v3.4) November 9, 2006
Introduction
Features
Architectural Overview
Package Marking
Ordering Information
Module 3:
DC and Switching Characteristics
DS312-3 (v3.4) November 9, 2006
DC Electrical Characteristics
- Absolute Maximum Ratings
- Supply Voltage Specifications
- Recommended Operating Conditions
- DC Characteristics
Switching Characteristics
- I/O Timing
- SLICE Timing
- DCM Timing
- Block RAM Timing
- Multiplier Timing
- Configuration and JTAG Timing
Module 2:
Functional Description
DS312-2 (v3.4) November 9, 2006
Input/Output Blocks (IOBs)
- Overview
- SelectIO™ Signal Standards
Configurable Logic Block (CLB)
Block RAM
Dedicated Multipliers
Digital Clock Manager (DCM)
Clock Network
Configuration
Powering Spartan-3E FPGAs
Production Stepping
Module 4:
Pinout Descriptions
DS312-4 (v3.4) November 9, 2006
Pin Descriptions
Package Overview
Pinout Tables
Footprint Diagrams
© 2005-2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc.
All other trademarks are the property of their respective owners.
DS312 November 9, 2006
www.xilinx.com
1
[STM32F769 Evaluation Software Part 3] -- STM32F7 USB_HOST Introduction
The STM32F769IDiscovery board has a USB_HS interface that can realize the USB OTG function. The specific experiment is as follows: [b][size=4]Prepare tools: [/size][/b] 1. USB download cable;2. Double...
DavidZH stm32/stm8
Seeking a design method for programmable DC electronic load
[i=s]This post was last edited by aslxp on 2016-10-25 08:42[/i] [align=left]This is the schematic diagram, but I don’t know how to write code. There is code in the report on the Internet, but I don’t ...
aslxp Electronics Design Contest
Vehicle GPS Antenna Installation Location
Several locations for installing vehicle-mounted GPS antennas, for your reference screen.width-550)this.style.width=screen.width-550;" border=0The pictures related to this theme are as follows: screen...
aabbcc Automotive Electronics
MSP430F5529 generates PWM waves with CCS
It is probably to generate a PWM wave of a certain frequency through the clock Using FPGA can get a more perfect waveform, but if only a CLK wave is provided, F5529LP can do it completely. #include ms...
fish001 Microcontroller MCU
Help with marketing computer system hardware design issues
The following are the topic and requirements. Please help me! ... Reference ideas for the hardware structure plan: (1) The computing mode of the computer application system in the main office compound...
alexjoy Embedded System
FPGA Multiplier
I want to learn about the multiplier part, but I can't find the multiplier part in the routine of the development board. I have opened every routine and still can't find the multiplier. Is there any r...
1nnocent FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1126  49  1012  684  1215  23  1  21  14  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号