density applications requiring low jitter or tight
stability, including:
• Ethernet
• EPON
• Fibre Channel
• Serial Attached SCSI (SAS)
• Server & Storage platforms
• SONET/SDH linecards
• T1/E1, T3/E3 linecards
• DSLAM
• 802.11a/b/g WiFi
SaRonix-eCera™ is a Pericom® Semiconductor company
•
SaRonix
Product Series
Frequency Stability
A = ±25 ppm (-20 to +70 °C)
B = ±50 ppm (-2 to +70 °C)
E = ±50 ppm (-40 to +85°C)
A: Product Family
B: XXX = Frequency Code
C: YYYY = Specification Code
Following the above format, Saronix-eCera part numbers will be assigned upon
confirmation of exact customer requirements.
Legacy Ordering Information - For Reference Only:
S 1633 B - 125.000 (T)
Packaging
(T) = Tape & Reel
full reel increments
Blank = Bulk packaged
Output Frequency
(MHz)
US: 1-408-435-0800 TW: 886-3-4518888
•
www.saronix-ecera.com
All specifications are subject to change without notice.
FD 3.3V REV2008_DEC04_01.2
1
3.3V CMOS Low Jitter
XO
FD
FD Series Crystal Clock Oscillator (XO)
Legacy S1633 Series | 5.0 x 3.2mm
Electrical Performance
Parameter
Min.
Typ.
Max.
Units
Notes
Output Frequency
Supply Voltage
Supply Current, Output Enabled
Supply Current, Standby Mode
Frequency Stability
Operating Temperature Range
Output Logic 0, V
OL
Output Logic 1, V
OH
Output Load
Duty Cycle
Rise and Fall
Time
Jitter, Phase
Jitter,
Accumulated
Jitter,
Total
up to 40 MHz
40 to 80 MHz
80 to 133 MHz
1 to 133 MHz
up to 80 MHz
80 to 133 MHz
up to 80 MHz
80 to 133 MHz
1
2.97
3.30
133
3.63
15
25
45
10
±20 to ±50
MHz
V
As specified
1 to 50 MHz
mA
μA
ppm
°C
V
V
pF
%
ns
ps RMS (1-σ)
ps RMS (1-σ)
ps pk-pk
50 to 80 MHz
80 to 133 MHz
Output Hi-Z
See Note 1 below
Commercial (standard)
Industrial (standard)
-20
-40
90% V
DD
+70
+85
10% V
DD
15
See Note 2 below
Measured 50% V
DD
Measured 20/80% of waveform
10kHz to 20 MHz frequency band
20.000 adjacent periods
100.000 random periods
45
55
7
5
2.5
1
5
3
50
30
Notes:
1. Stability includes all combinations of operating temperature, load changes, rated input (supply) voltage changes, initial calibration tolerance (25°C),
aging (1 year at 25°C average effective ambient temperature), shock and vibration.
2. For specifications othere than those listed, please contact sales.
Output Enable / Disable Function
Parameter
Min.
Typ.
Max.
Units
Notes
Input Voltage (pin 1), Output Enable
Input Voltage (pin 1), Output Disable (low power standby)
Internal Pullup Resistance
Output Disable Delay
Output Enable Delay
2.0
0.5
50
100
10
V
V
kΩ
ns
ms
or open
Output is Hi-Z
Absolute Maximum Ratings
Parameter
Min.
Typ.
Max.
Units
Notes
Storage Temperature
-55
+125
°C
SaRonix-eCera™ is a Pericom® Semiconductor company
•
US: 1-408-435-0800 TW: 886-3-4518888
•
www.saronix-ecera.com
All specifications are subject to change without notice.
FD 3.3V REV2008_DEC04_01.2
2
3.3V CMOS Low Jitter
XO
FD
FD Series Crystal Clock Oscillator (XO)
Legacy S1633 Series | 5.0 x 3.2mm
Test Circuit
Test Point
Power
Supply
4
0.1μF
or
0.01μF
1
3
2
15 pF
(Including probe
and fixture
capacitance)
Output Enable / Disable Function
Reflow Soldering Profile
As per IPC/JEDEC J-STD-020C
1 to 3°C/sec max
Temperature – °C
260
Peak 260°C for 10 sec max
1 to 3°C/sec
217
Time
60 to 90 sec
4 to 6 minutes max
Reliability Test Ratings
Type
This product is rated to meet the following test conditions:
[i=s]This post was last edited by tiankai001 on 2015-2-27 17:05[/i] [align=center][b][size=5]How to read code? Recommended resources (II) --- Code reading skills[/size][/b][/align] [align=center][size...
What theoretical foundations should be prepared for the electrical design competition? ——This will be described in detail later in this set of electrical design competition preparation guides. Don't r...
Mr. Li Fan is a senior IT engineer in embedded systems. He has 18 years of work experience in embedded systems development. He is currently a senior FPGA lecturer and project manager at Beijing Zhixin...
The bq4050 protection recovery problem is as shown below:
When OCD2 is set above 10.8A, the delay time control is not received and protection occurs immediately. It is not subject to ASCD recovery con...
Transmission line theory tells us that reflections are the result of any change in signal impedance that may be encountered from the output of a source all the way to the input of a receiving componen...
Download Centre
京公网安备 11010802033920号
EEWORLD
