EEWORLDEEWORLDEEWORLD

Part Number

Search

AT27LV520-90SC

Description
IC EPROM 512K PARALLEL 20SOIC
Categorystorage   
File Size104KB,12 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric Compare View All

AT27LV520-90SC Online Shopping

Suppliers Part Number Price MOQ In stock  
AT27LV520-90SC - - View Buy Now

AT27LV520-90SC Overview

IC EPROM 512K PARALLEL 20SOIC

AT27LV520-90SC Parametric

Parameter NameAttribute value
memory typenon-volatile
memory formatEPROM
technologyEPROM - OTP
storage512Kb (64K x 8)
Write cycle time - words, pages-
interview time90ns
memory interfacein parallel
Voltage - Power3 V ~ 3.6 V,4.5 V ~ 5.5 V
Operating temperature0°C ~ 70°C(TC)
Installation typesurface mount
Package/casing20-SOIC (0.295", 7.50mm wide)
Supplier device packaging20-SOIC
Features
8-bit Multiplexed Addresses/Outputs
Fast Read Access Time – 70 ns
Dual Voltage Range Operation
– Low-voltage Power Supply Range, 3.0V to 3.6V, or
– Standard 5V
±
10% Supply Range
Pin Compatible with Standard AT27C520
Low-power CMOS Operation
– 20 µA max. Standby for ALE = V
IH
and V
CC
= 3.6V
– 29 mW max. Active at 5 MHz for V
CC
= 3.6V
JEDEC Standard Packages
– 20-lead TSSOP
– 20-lead SOIC
High-reliability CMOS Technology
– 2,000V ESD Protection
– 200 mA Latch-up Immunity
Rapid
Programming Algorithm – 50 µs/Byte (Typical)
CMOS- and TTL-compatible Inputs and Outputs
– JEDEC Standard for LVTTL
Integrated Product Identification Code
Commercial and Industrial Temperature Range
Description
The AT27LV520 is a low-power, high-performance, 524,288-bit one-time programma-
ble read-only memory (OTP EPROM) organized 64K by eight bits. It incorporates
latches for the eight lower order address bits to multiplex with the eight data bits. This
minimizes system chip count, reduces cost, and simplifies the design of multiplexed
bus systems. It requires only one power supply in the range of 3.0V to 3.6V for normal
read mode operation, making it ideal for fast, portable systems using battery power.
Any byte can be accessed in less than 70 ns.
The AT27LV520 is available in 173 mil, 20-lead TSSOP and 300 mil, 20-lead SOIC,
one-time programmable (OTP) plastic packages.
(continued)
512K (64K x 8)
Multiplexed
Addresses/
Outputs
Low-voltage
OTP EPROM
AT27LV520
Pin Configurations
Pin Name
A8 - A15
AD0 - AD7
OE /VPP
ALE
Function
Addresses
Addresses/Outputs
Output Enable/Program Supply
Address Latch Enable
TSSOP Top View
A10
A12
A14
ALE
VCC
OE/VPP
A15
A13
A11
A9
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
A8
AD1
AD3
AD5
AD7
GND
AD6
AD4
AD2
AD0
SOIC Top View
OE/VPP
A15
A13
A11
A9
AD0
AD2
AD4
AD6
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
ALE
A14
A12
A10
A8
AD1
AD3
AD5
AD7
Rev. 0911D–05/00
1

AT27LV520-90SC Related Products

AT27LV520-90SC AT27LV520-70SC AT27LV520-70XC
Description IC EPROM 512K PARALLEL 20SOIC IC EPROM 512K PARALLEL 20SOIC IC EPROM 512K PARALLEL 20TSSOP
memory type non-volatile non-volatile non-volatile
memory format EPROM EPROM EPROM
technology EPROM - OTP EPROM - OTP EPROM - OTP
storage 512Kb (64K x 8) 512Kb (64K x 8) 512Kb (64K x 8)
interview time 90ns 70ns 70ns
memory interface in parallel in parallel in parallel
Voltage - Power 3 V ~ 3.6 V,4.5 V ~ 5.5 V 3 V ~ 3.6 V,4.5 V ~ 5.5 V 3 V ~ 3.6 V,4.5 V ~ 5.5 V
Operating temperature 0°C ~ 70°C(TC) 0°C ~ 70°C(TC) 0°C ~ 70°C(TC)
Installation type surface mount surface mount surface mount
Package/casing 20-SOIC (0.295", 7.50mm wide) 20-SOIC (0.295", 7.50mm wide) 20-TSSOP (0.173", 4.40mm wide)
Supplier device packaging 20-SOIC 20-SOIC 20-TSSOP
How come I can’t take the exam when I’ve reached 70% of the course?
Hello Admin, I have learned 70% of the course, why can't I take the exam?...
yjamd Microcontroller MCU
My most proud MSP430 work
First time developing a product using MSP430Product name: Handheld communication debugging terminalPCB Diagram...
蓝雨夜 Microcontroller MCU
Shenzhen Embedded Training Xinyingda embeds your technology to make it powerful
Focusing on the leading edge of embedded technology, Xinyingda Embedded Project Development Guidance Center has a group of unique engineers with rich development experience - Xinyingda is engaged in t...
jiessiesun Embedded System
Design of network video monitoring system based on DSP+H.264
With the popularization of the Internet, people can get more and more information from the Internet. In the past, people could only get text and some simple graphic information, and very little video ...
Aguilera DSP and ARM Processors
External MOS tube adjustment circuit of power control chip
[i=s]This post was last edited by qwqwqw2088 on 2021-11-17 08:29[/i]MOSFET gate drive adjustment circuit: R16, R17, R18, D17"In order to optimize the switching operation of the external MOSFET Q1, an ...
qwqwqw2088 Power technology
Asynchronous FIFO structure and FPGA design
Abstract: Firstly, the concept, application and structure of asynchronous FIFO are introduced. Then, the difficulties and solutions of implementing asynchronous FIFO are analyzed. Based on the traditi...
maker FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2009  555  2795  821  1035  41  12  57  17  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号