EEWORLDEEWORLDEEWORLD

Part Number

Search

ESZH12160

Description
TERM BLOCK HDR 12POS VERT 5MM
CategoryThe connector   
File Size44KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

ESZH12160 Overview

TERM BLOCK HDR 12POS VERT 5MM

ESZH12160 Parametric

Parameter NameAttribute value
typeConnector, male pins, unshielded
Number of pins12
Number of pins per level12
Number of levels1
spacing0.197"(5.00mm)
Needle seat directionVertical
Plug entrance-
Terminal typewelding
Installation typeThrough hole
Current - IEC-
Current - UL12A
Voltage - UL300V
Wire Gauge or Range - AWG-
Wire gauge or range - mm²-
colorblack
Operating temperature-40°C ~ 110°C
Contact mating surface treatmenttin
characteristic-
Material flammability rating-
Intrusion protection-
Screw size-
Torque - Screws-
Wire stripping length-
Contact materialcopper alloy
Shell materialPolyamide (PA66), Nylon 6/6
Contact tail length0.138"(3.50mm)
Insulation height0.079"(2.00mm)
Device selection - What parameters should be paid attention to when selecting TVS tubes?
This is a TVS specification sheet I found.Question 1: I would like to ask what parameters you usually pay attention to when selecting TVS? (My focus is on VR, VBR, VC, IPP) I think the first considera...
普拉卡图 Analog electronics
LabVIEW Loop Structure Related Examples
LabVIEW Loop Structure Related Examples...
安_然 Test/Measurement
"FPGA Three Kingdoms" (Part 9) What does FPGA density indicate? It is actually the law of the market
Today, you may say, "I use the resources of a certain company. A 6K FPGA is very good. I don't need the large-scale resources of A or X." Is it really irrelevant? Let's find an answer. 1--Moore's Law ...
liumnqti FPGA/CPLD
I won an Apple computer at the annual meeting, but the company I left wants to take it back. What should I do?
[align=left][font=微软雅黑][size=4]A netizen complained about his experience, saying that he won an Apple computer at the annual meeting last year, and submitted a resignation application yesterday. Then ...
eric_wang Talking about work
FPGA can only work normally in JTAG debugging mode and its solution
Question: I use the StratixII EP2S60F1020 chip , and have been debugging normally in JTAG mode for several weeks. However, I still cannot download the POF file normally through AS mode , and it always...
eeleader FPGA/CPLD
Application of Polymer Capacitors in DC-DC Converters
Application of Polymer Capacitors in DC-DC Converters...
1234 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2216  319  1058  882  2004  45  7  22  18  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号